Extensions of asynchronous circuits and the delay problem I. Good extensions and the delay problem of the first kind  by Kimura, Izumi
JOURNAL OF COMPUTER AND SYSTEM SCIENCES: 2, 251-287 (1968) 
Extensions of Asynchronous Circuits and the Delay Problem 
I. Good Extensions and the Delay Problem of the First Kind 
IZUMI KIMURA 
Department ofFoundations ofMathematical Sciences, Tokyo University of Education, 
3-29-10tsuka, Bunkyo-ku, Tokyo, Japan 
Received October 23, 1968 
ABSTRACT 
Delays of signal propagation inherent in the wires interconnecting the logical 
elements of an asynchronous circuit sometimes cause rroneous behavior of the circuit. 
This problem is known as the delay problem, of which this paper attempts to make 
a full analysis from the broadest possible perspective. Basic to our theory is the concept 
of extensions. An extension C* of a circuit C is another circuit having hidden nodes 
in addition to the nodes of C. A requirement is introduced for C* to be "practically 
identical" to C, and conditions are derived for it to hold. A model of the delays within 
the wires is established, and the significance of the requirement relative to this model 
is investigated. For a fairly broad class of configurations ofthe wires, a finite procedure 
for checking whether the delays are harmful or not is given. Part of the mathematical 
framework of this paper is also applicable to a number of related problems other than 
the delay problem. 
SECTION 0. INTRODUCTION 
Switching circuits are designed usually on the assumption that the signals require 
no appreciable time for being propagated on the wires interconnecting the logical 
elements. In very high-speed switching circuits, however, this assumption is not 
always valid. For example, suppose that the switching time of the logical elements i
of the order of a nanosecond. Then, a wire of 30 cm would have a delay time at least 
comparable to the switching time, and will therefore behave as if it were some 
unexpected delay element inserted into the circuit. The new degrees of freedom thus 
brought into the circuit may cause incorrect operation of it. If the circuit is synchronous, 
this may be overcome at the expense of the speed of operation by making the clock 
sufficiently slow, but if it is asynchronous, no such remedy is available. This problem 
is known as the delay problem. 
A similar problem arises in asynchronous digital circuits using intrinsically con- 
tinuous variables for the representation of discrete logical values. For example, 
consider a transistorized switching circuit, in which a logical element i represents 
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binary 0 and 1 by the voltage levels of - -2V and +2V,  respectively, and suppose that 
the output of i changes from 0 to 1, resulting in a continuous change of the output 
voltage level from - -2V to +2V.  Another element j receiving this output will sense 
the change at the moment that the voltage level exceeds, say, 0V. In practice, this 
threshold level may suffer variation and sometimes becomes --0.1V or +0.2V. 
As a consequence, the elementj  will sense the change earlier or later, and the situation 
will be as though a variable delay were on the wire connecting i to j .  Hence, similar 
troubles are expected as in the delay problem. This problem could be called the 
problem of signal levels. 
The existence of these problem has been pointed out in the literature [1], [2], and 
a limited mathematical treatment of the delay problem has been made by Shelly [3]. 
There is another problem, which might be called the problem of function realization. 
This asks how a logical element may be substituted by a combination of two or more 
logical elements. For example, suppose that a logical element is desired such that its 
output tends toward a logical function z lz  2 + z z 4 of four variables or signals 
z 1 , zz,  z 3 and z 4 . The question is, " Is  it possible to substitute for it an OR element 
fed by a pair of AND elements tending to give logical values z lz  2 and z~z 4as outputs ?" 
The new degrees of freedom thus brought about might cause an incorrect operation 
of the circuit in some occasions. 
This paper aims at a unified treatment of these problems, placing more stress on 
the delay problem. Our investigation is based on the mathematical model of asyn- 
chronous circuits introduced by D. E. Muller [2], [4]. 1 Section 1 of this paper will 
briefly review pertinent definitions of his theory, and derive a few preliminary results. 
In Section 2, extensions of asynchronous circuits are defined for mathematically 
formulating the new degrees of freedom. A basic requirement is established with 
reference to this concept for the circuit to maintain the correct operation, and an 
extension of a circuit, which is in turn a circuit, is said to be good if it satisfies this 
requirement. An extension is good if and only if it wipes over and is contained within 
the original circuit of which it is an extension. Intuitively, an extension contained 
1 As another model of asynchronous circuits, Huffman's flow table [5] is very popular. For 
the purposes of this paper, however, Muller is more suitable. For, Huffman considers both 
"input states" and "internal states" in an asynchronous circuit, and specifies for each choice 
of the input state asynchronous transitions between the internal states. The input states may be 
changed from outside only when the circuit is at a quiescent internal state. The transitions 
between the internal states are usually assumed to occur sequentially with no racing among 
possible alternative transitions. Now note that our problems are specifically concerned with 
such a racing. For example, the delay problem arises from the racing between the logical elements 
that switch and the wires that convey the signals. Input states, which must be fixed while the 
internal state transitions are occurring, are impertinent to our problems. In addition, Definition 
(3:1), Section 3, of this paper allows to regard Huffman's flow table as a list of circuit obtained 
by a certain process from a circuit as defined by Muller. In this sense, Muller generalizes 
Huffman. 
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within the original is such that everything the extension does, looks as though done 
by the original, and there is a relatively concise necessary and sufficient condition 
for this. An extension wiping over the original is characterized in that everything 
that can be done by the original, can be done by the extension. For "wiping," quasi- 
regular extensions are introduced in Section 3 for giving a sufficient condition. The 
concept of quasi-regularity is quite broad and covers almost all cases of practical 
interest. Among quasi-regular extensions, regular extensions have a clear intuitive 
interpretation. 
Section 4 introduces delay network incorporations a  models of the circuits involving 
delays within the wires. They are special extensions, and are regular. This concept is 
based on the recognition that the delays within a wire are comparable with a tandem 
connection of so-called delay elements of the asynchronous circuit theory, i.e., those 
elements whose output always tends toward the instantaneous input fed to them. 
An important point is that the number of the delay elements considered cannot be 
bounded; a wire may be cut into two or more sections each having internal delays; 
each of the sections might act as an independent degree of freedom. Thus, refinements 
of a delay network incorporation are defined in Section 5 as, so to speak, the circuit 
as observed under finer partitioning of the inter-element wires. A delay network 
incorporation isprime if it has only one delay element for each of the wires with delays. 
We wish to assure that the circuit with delays will operate correctly no matter how 
fine the partitioning may be. Thus, we say that a prime delay network incorporation 
suffers the delay problem of the first kind whenever any of its refinements fails to be 
a good extension of the original circuit. 
Since there may be infinitely many refinements for a given delay network incorpora- 
tion, it is of our major concern whether the delay problem of the first kind can be 
checked by a finite procedure. Thus, in Section 6, a general combinatorial problem is 
considered, and lemmas are obtained characterizing the class of possible chronological 
sequences of signal values appearing at the output of a tandem connection of delay 
elements to which a given sequence of signal values is applied as an input. Then, in 
Section 7, it is shown that, for a considerably broad class of delay network incorpora- 
tions, the delay problem may be checked finitely by regarding the wires involving 
delays as tandem connections of three delay elements. Concluding remarks are made 
in Section 8, which closes Part I of this paper. 
The term "delay problem of the first kind" suggests the existence of further delay 
problems. They do exist in connection with semi-modularity [2], [4], and will be 
discussed in Part I I  of this paper, to appear elsewhere. This paper in two parts 
is a refined version, with some new material added, of the author's doctoral 
dissertation [6], to which the reader is referred for the following: 1. further 
examples; 2. less important side results; and 3. a discussion of Shelty's 
results [3]. 
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SECTION 1. CIRCUITS AND ALLOWED SEQUENCES 
We shall now give a very brief summary of the asynchronous circuit theory. For 
more detailed discussion of the model as well as advanced results of the theory, the 
reader is referred to the references [2] or [4]. 
In this paper, a circuit is a tripple C ~ (A, S, f ) ,  where A is a finite set. S is a 
direct product I-Ilia Si of a system of finite sets Si defined for each member i of A. 
f i s  a mapping from S into S. The set A, called the alphabet of C, is usually regarded 
as a set of integers 1 through n. Then, the elements of S, termed the states of C, are 
n-tuples. In general, the /-component of a state z is written as z~. For i~ A, the 
function which maps each state z of S onto the i-component f (z)i of the state f (z) is 
denoted by f i ,  and f (z) and f i(z) are represented by z'  and z~. C is often referred to 
briefly as the "circuit generated by the system of functions {fi[ i ~ A)." The elements 
of A are the nodes of C. The elements of Si are the signal values at the node i. 
The circuit defined above is supposed to be an abstract model of physically realized 
inputless asynchronous circuit. The elements of A then correspond to the names or 
labels of the measuring points in the realized circuit. Thus, one of them may be the 
output terminal of a logical element Number 1967. The output terminal may have 
possible output signal values. For example, if the element Number 1967 is ternary, 
it would issue one of its possible outputs 0, 1 and 2, which are considered to 
constitute S~. The list of signal values observed in each measuring point at a given 
moment is a physically realized form of a state of the circuit. Our basic assumption is
that the state z determines a candidate z~ for the future signal value for each node i
according to the functionf. Thus, z~ is called the implied value or target value of z at 
I t t the node i. I f  zi ~ zi , z is excited at i toward z i , while if zi = z i , z is quiescent or 
in equilibrium at i. 
In actual asynchronous circuits, of which we are attempting to build a model, the 
signal value at each circuit point in the next moment would equal either the previous 
value or the target value. As an abstraction of this "next moment," we shall introduce 
a relation R between the states: For the states a and b of C, and i of A, write aRab if 
bi equals either ai or a~ ; aRb is defined to hold if aRib for all i of A. Intuitively, 
aRb means that "the state b may directly follow the state a." A sequence of states 
a(O)Ra(1)R "." of C connected by R is called an R-sequence of C. R-sequences may be 
finite or infinite. In general, a sequence of states is irredundant if it has no consecutive 
pair of identical states, and is redundant otherwise. In this paper, irredundant 
R-sequences are termed R*-sequences. Correspondingly, we write aR*b whenever 
aRb and a 4: b. 
One of the most unique points of Muller's theory is that it considers the ultimate 
behavior of the circuits. Thus, an R*-sequence a(0), a(1) .... of C is said to be an 
allowed sequence of C whenever it satisfies the following condition known as the 
reliability condition: I f  a(k)~ = a(k + 1), . . . .  and a(k)~ ---- a(k + 1)~ . . . .  for i 
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of A and an integer k, then a(k)i = a(k)~. Here, the dots " . . ."  extend as far as the 
sequence xtends. An intuitive implication of this definition is that, if a circuit is 
operating according to an allowed sequence, each node moving toward a constant 
target value ultimately completes the move. Allowed sequences are considered as 
representing the "actual behavior" of the circuit. Note that for any state a of C, there 
exists at least one allowed sequence starting at a. For, put a(0) = a, and a(h + 1) = 
a(h)' for h = 0, 1 ..... I f  a(h + 1) v e a(h) for all h, then a(0), a(1) .... is the desired 
allowed sequence. Otherwise, let ~ be the smallest integer such that a(ff + 1) = a(~"). 
Then, a(0), a(1),..., a(f) is the desired allowed sequence. Another result immediate 
from the definition is the following: Let a(0), a(1) .... be an (infinite or finite) allowed 
sequence, and b(0), b(1) ..... b(E) a finite R*-sequence. If a(0) ----- b(E), then b(0), b(1), 
.... b(f), a(1), a(2) .... is an allowed sequence. 
If there is an R-sequence starting at a and ending at b, we write aFb, which means 
that "b is attainable from a." Clearly, there is an R*-sequence starting at a and 
ending at b if aFb. Also, we write aFB for a state a and a set B of states if, for some b, 
b 6 B and aFb. 
The circuit ~.  As  an example, consider a circuit ~ generated by the following 
system of Boolean functions: 
l = A(Z l ,  = 
z~ = f2(zl  , z 2 , z 3 , z ,)  = z l + z 2, 
= A( l, z , )  = 
The alphabet -~ of C is {1, 2, 3, 4}, and the sets '~i of signal values are {0, 1} for i e A. 
Two modes of physical realization of C as a relay circuit and as a transistorized logic 
circuit are shown schematically in Fig. l(a) and (b). In the former, zi corresponds to 
z( ~z 
I I ~" 
Z s 
[--1 
(a) 
4 3 
, f  
(b) 
FIG. 1. Modes of realization of a circuit ~: (a) electromechanical; (b) solid-state. 
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the position of moving magnet of the ith relay, and z~ represents the existence and 
inexistence of a potential difference across the winding of the relay. The function f~ 
corresponds to the configuration of the contacts controlling the current in the winding. 
In Fig. l(b), the double circles represent the logical elements. N stands for a NOT 
element. F is a flip-flop having a set input only. A indicates an AND gate with an 
inhibit input terminal represented by a dot. In this latter mode of realization, z~ may 
be viewed as the output signal value of the ith logical element, and z~ as the signal 
value which the ith element would issue at its output if the instantaneous combination 
of the input signal values is held for a sufficiently long time. fi determines the kind of 
the ith logical element. 
Although we have stated earlier that the nodes correspond to the names of the 
measuring points at which the determination of the status of the circuit is made, they 
may also correspond to those of the devices in the above examples, i.e., relays and 
transisterized logical elements. This view will be often adopted in the informal 
discussions made in the rest of this paper. 
(0000) (00000)  
110001 ( 100001-~- -  ( 10001 ) 
( I I00)  (I I 000)  ~ ( I I001)  
(01001 (01000)  -,.~---- (01001) 
<o~ ,~I io; I~ol Iof io~l 
(al (b) 
Fxo. 2. Transition diagrams of (a) ~, and (b) ~11~. 
An analysis of the behavior of C with the initial state a = (0000) is shown in Fig. 2(a). 
The reader will see that the transition diagram of the figure reflects the behavior 
which the relay and logical circuits of Fig. I would exhibit. By convention [2], states 
are drawn as 4-tuples and the arrows connecting them indicate the R*-relation. 
The stars (*) show the excited nodes. 
Having outlined the most fundamental concepts of the asynchronous circuit 
theory, we shall give an alternative characterization f allowed sequences. 
(1 : 1) DEFINITION. Let T be a non-empty set of states of a circuit C. For a and b 
of T, write aFTb whenever there exists an R-sequence of C which starts at a, ends 
at b, and consists only of the members of T. T is said to be a loop if aFrb holds for 
all pairs of states a and b of T. A loop T is said to be stable whenever it satisfies the 
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following condition: if ai and a~ are constant over all members a of T for any node 
i of C, then a4 = a~. A stable loop is also called a stagnation set. 
(1 :2 )  LEMMA. A necessary and sufficient condition for an R*-sequence of a circuit 
to be an allowed sequence is that it ends within a stable loop, where a state sequence is said 
to end within a set T in either of the following situations: (1) the sequence is finite and T 
consists only of the state standing at the end of the sequence; (2) the sequence is infinite 
and T coincides with the totality of the states appearing infinitely often in the sequence. 
Proof. Necessity. Let r be an allowed sequence. I f ~ is finite, the result is immediate 
from the definition. Assuming that r is infinite, let Te be the set of states appearing 
in ~ infinitely often. Write r as a(0), a(1) ..... There exists a number k0(>~0 ) such that 
a(k) ~ T e for all k where k >/k0,  since the total number of the states is finite. 
Let a and b be any pair of elements of T~. It is possible to pick k 1 and k2 in such 
a way that k o ~ k 1 ~ ks, a(kl) =- a and a(k2) = b. Then, the R-sequence a(kl), 
a(kl + 1),..,, a(k~) starts at a, ends at b, and consists only of the members of Tr 
Hence, T e is a loop. 
Assume that a4 and a~. are constant over the elements a of Te for some i. Then, 
a(ko)4 = a(ko + 1)4 . . . .  and a(ko) ~ = a(k o + I)~ . . . . .  Since ~ is an allowed 
sequence, from this we have a(ko) 4 ~ a(ko) ~ . Hence, T e is stable. 
Sufficiency. Let ~ be an R*-sequence. I f  ~ is finite, the result is again immediate. 
Accordingly assume that ~: is of infinite length. Further assume that the set Te of 
states appearing infinitely often in ~: is a stable loop. Write ~ as a(0), a(1) .... and 
suppose that for a number ko(~>0 ) and a node i, both of a(ko) 4 = a(k o + 1)4 . . . .  and 
a(ko) ~ = a(k o -}- 1)~ . . . .  hold. Since each element of T e appears in the sequence 
a(ko), a(k o + 1),... at least once, and in fact infinitely often, this implies that ai and 
a~ are constant over all a of Te. Since T e is stable, from this we have a(ko) i ~ a(ko)' 4 . 
Accordingly, r is an allowed sequence. Q.E.D. 
The following lemma provides a mathematical justification for the statement that, 
if the implied value at a node of an asynchronous circuit is kept constant, the signal 
value at that node must ultimately attain the implied value even if it differs initially 
from the latter. 
(I : 3) LEMMA. Let T be a loop of a circuit C. I f  the implied value a~ at a node i of C 
is constant over the states a of T, a i is also constant. I f  T is stable, a 4 = a' t . 
Proof. Assume that there is a pair of states a and b of T such that a4 v e bi. Since T 
is a loop, there is an R*-sequenee a =- a(0), a(1),..., a(ff) = b of C consisting only of 
the members of T. There must exist an integer h such that 0 ~ h < ~ and a(h)4 v a 
a(h + 1)4 . . . . .  a(g')4. Since a(h)Ra(h + 1), we have a(h + 1)i = a(h)~. Hence, 
258 KIMURA 
b~ must equal the constant implied value. Reversing the roles of a and b, we see that 
a i must also equal the constant implied value. Therefore, a i ~ b i , a contradiction. 
Accordingly, a i must be constant. I f  T is stable, a i = a~ follows by definition. 
Q.E.D. 
SECTION 2. GOOD AND BAD EXTENSIONS 
One point may be raised in common to all the problems which we are seeking to 
solve: in each of them, in a sense, it is desired to make a given smaller asynchronous 
circuit simulated by another larger one, or more precisely, to arrange the situation in 
such a way that, if a portion only of the latter is being observed, the observer is given 
the illusion of observing the former. 
There are a number of natural restrictions for such a simulation to be successful. 
In the first place, an observer seeing only ten nodes of the larger circuit cannot be 
given the illusion of seeing the smaller circuit having eleven nodes. Secondly, if the 
larger circuit is binary and the smaller one is ternary, an illusion is impossible. 
Accordingly, we shall pose the requirement that, for each of the nodes of the simulated 
circuit, the simulating circuit has a node labelled identically, and that, if the labels 
are similar, the numbers of the signal levels possible at the nodes are also similar. 
We shall say in this occasion that the simulating circuit is an extension of the simulated 
one, and the latter is a restriction of the former. A mathematical expression of this 
situation might be as follows. 
(2 :1 )  DEFINITION. Given two circuits C = (A ,  I-Ii~a S i  , f )  and C*= (A*, 
I-IiEa* S~* , f* ) ,  let .4 _C A* and S, = S* for each i of A. Then, C is said to be a 
restriction of C*, and C* an extension of C. 
A state or collection of signal values of C* would look like a state of C, if a portion 
of C* is being observed supposing that it were C. Correspondingly, we shall introduce 
the concepts of extension and restriction for states: Given a state a of C and a state a* 
of C*, if a i -~ a*  for each i of A, then a is said to be a restriction of a* (from C* onto C), 
and a* an extension of a (from C onto C*). 
The behavior of an synchronous circuit is considered as represented by the chrono- 
logical sequences of states which the circuit assumes. This leads us to the idea of 
introducing similar concepts for state sequences. Let {:* be a state sequence a*(0), 
a*(1) .... of C* which is irredundant, i.e., includes no consecutive pair of identical 
states. Construct a state sequence a(0), a(1) .... of C by writing down the restrictions 
a(k) from C* onto C of the elements a*(k)  of {:* for k ---- 0, 1,..., and throw out all 
redundant elements, i.e., those elements identical to their left-hand neighbors. The 
resulting irredundant sequence a(0), a(il),  a(i2) ..... written ~:, is a restriction of {:*, 
which in turn, is an extension of ~. 
Additionally, it is convenient to define extensions and restrictions for sets of states: 
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Let T* be a set of states of C*. The totality T of the restrictions from C* onto C of 
the elements of T* is termed a restriction (from C* onto C) of T*, which in turn, is 
said to be an extension (from C onto C*) of T. 
For circuits, states, state sequences and sets of states, it is apparent that a restriction 
of a restriction is again a restriction, and an extension of an extension is an extension. 
It is also apprent hat, with a pair of C and C* specified, the restriction of a state, 
a state sequence or a set of states of C* from C* onto C is unique. Of course, the 
extension of a state or the like is, in general, not unique. 
In (2 : 1), the elements of the alphabet A of C are called ordinary nodes, and the 
elements of A* - -  A are termed hidden odes. Here, the " - - "  sign indicates the set 
theoretical subtraction. The circuit points corresponding to the hidden nodes lie, 
so to speak, in the next room and are invisible. 
Conventions. In the sequel, C invariably denotes a circuit, while C*, C**, C + and 
the like are its extensions. The alphabets of C, C*, C** and C + are denoted respec- 
tively by A, A*, A** and A +. Similar convention holds for states, state sequences, 
sets of states and systems of functions generating circuits. Thus, the extensions of 
the states a, b, c,... of C from C onto C* are a*, b*, c*,.... The extensions of the states 
sequences ~:, ~, ~ .... of C from C onto C* are ~:*, ~*, ~* ..... and so on. Also, we shall 
write ext(X, Y, Z) for the collection of the extensions of X from Y onto Z. Similarly, 
the restriction of X from Y onto Z is written as rest(X, Y, Z). X may be a state, 
a state sequence or a set of states of a circuit Y. Z is an extension of Y for "ext," and 
is a restriction of Y for "rest." 
In the theory of asynchronous circuits, the behavior of a circuit is synonymous with 
the collection of its allowed sequences. On the basis of this observation, the following 
mathematically characterizes the successful simulation of a circuit by means of a 
portion of another. 
(2 : 2) DEFINITION. An extension C* of a circuit C is said to be a good extension 
of C with respect o a state u* of C* whenever the collection of the restrictions from 
C* onto C of the allowed sequences of C* starting at u* coincides with the collection 
of the allowed sequences of C starting at u = rest(u*, C*, C). Otherwise, C* is said 
to be a bad extension of C with respect o u*. 
Examples. Consider the following extensions of C of Section 1 : C (1) generated by 
I 
Zl = f~ l ) (Z l ,  Z2, '~a' Z4' 'gtl) = '~2' 
"g2 = f~ l ) (Z l '  'a'2, ~'a, "g4, '~5) = "~1 + ~'2' 
. ;  = f~ i ) ( .~ ,  .~, .~, . , ,  .~) = ~1"~, 
"4 -~f~I)(Zl'Z2' Za'~'4'*5) = ~5Za, 
Z; =f~l ) (Z1 , .2 ,  Z3' Z4 ' '5 )  = Zl ; 
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and (~l~l generated by 
/ ,  f~2) Zt = (Z l ,Z2,Z3,Z4,ZS,Z6)  = Z2,  
Z~ =/~2)(Zl,  Z~, Z3, Z4, ZS, Z6) = Z 1 + Z2, 
9 f2  Z 3 = ) (Z  1 , Z2 ,  Z3 ,  Z 4 , Z 5 , Z6) ~-  ,~lZ2 , 
, f~2) Z4 : (Z l  ' Z2 ' Z3 '  Z4 '  Z t i '  ~'6) = '~'5Z3 ' 
' 
$5 : (Z l  ~ Z2 ' Z3 ' Z4 ' Z5 ' Z6) ~ Z6 ' 
' 
Z 6 : (Z  1 , Z2 , Z3 , Z4 , Z 5 , Z6) = Z 1 9 
Their alphabets are {1, 2, 3, 4, 5} and {1, 2, 3, 4, 5, 6}, respectively. All the sets of the 
signal values considered are equal to {0, 1}. ~11) is a good extension of C with respect 
to am = (00000), while C cz~ is a bad extension of C with respect o dlz~ = (000000). 
Figure 2(b) shows an analysis of the behavior of C ~1) under the initial state ~1). 
That ~2) is a bad extension follows from the fact that the allowed sequence a~z) 
(000000),(100000), (100001), (110001), (010001), (011001), (011101), (011111), 
(011011),... has its restriction onto C of the form a = (0000), (1000), (1100), (0100), 
(0110), (0111), (0110),... failing to be an allowed sequence of C. It is a good exercise 
to draw a diagram similar to Fig. 2(b) for (~c2). Figure 3(a) and (b) show circuit 
diagrams imilar to Fig. l(b) for (~m and C c2), respectively. In the figure, small single 
circles indicate so-called delay elements, which we shall discuss in Section 4. 
The rest of this Part I of the paper will be concerned primarily with the discussion 
as per how and when an extension of a circuit is good or bad. The reader should be 
warned, however, that the viewpoint adopted in (2 : 2) is in a sense rather naive. 
In connection with adequacy of the model of the asynchronous circuit theory, there 
are cases where for truly successful simulation more must be considered than a good 
extension. This point will be the main topic of Part II. 
I 
2- 
(o) 
(-6 
5 i-.5 
(b) 
FIG. 3. Modifications of C with (a) one, and (b) two delay elements. 
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Decomposition of the concept of good extension. Let C* be an extension of a circuit C, 
and u* a state of C*. C* is said to be contained within C with respect o u* whenever 
the restrictions from C* onto C of the allowed sequences of C* starting at u* are 
allowed sequences of C. C* is said to wipe over C with respect o u* whenever for 
each allowed sequence of C starting at u = rest(u*, C*, C), there is an allowed 
sequence of C* starting at u* having the former as a restriction from C* onto C. 
Evidently, C* is a good extension of C with respect o u* if and only if C* is contained 
within and wipes over C with respect o u*. 
For the "contained within" part of the concept hus decomposed, the following 
provides a useful restatement, while the "wiping over" part will be discussed in 
Section 3. 
(2 : 3) THEOREM. Let C* be an extension of a circuit C, and u* a state of C*. 
A necessary and sufficient condition for C* to be contained within C with respect o u* 
is that (1) each state a* of C* such that u*Fa* satisfies at least one of a*' = a~ and 
a*' = ai for the nodes i of C and a = rest(a*, C*, C), and (2) for each stable loop T* 
of C* satisfying u*FT*, T = rest(T*, C*, C) is a stable loop of C. 
Proof. Necessity. Assume the contrary of (1). Then there exist some a* and i 
such that u*Fa*, a*' v~ a'~ and a~*' ~ ai. Pick an R*-sequence of C* starting at u* 
and ending at a*, and make it followed by any allowed sequence of C* starting at a*'. 
By the preceding section, the resultant sequence ~* is an allowed sequence of C*. 
Now, the restriction s e = rest(~*, C*, C) fails to be an allowed sequence of C for 
the following reasons: Let b = rest(a*', C*, C). Since a*' ~ ai,  a =# b. Hence, 
~: includes a and b in this order as immediate neighbors. However, aRb is false because 
a i ~ ai*' = b i and yet a~ ~ a*' = b i . Therefore, ~: fails to be an R*-, and hence, 
allowed sequence. Accordingly, C* is not contained within C with respect to u*. 
Next assume the contrary of (2). Then there is a stable loop T* of C* satisfying 
u*FT* such that T = rest(T*, C*, C) fails to be a stable loop of C. It is possible to 
construct an R*-sequence ~* starting at u* and ending within T*. (In fact, let a*(0), 
a*(1) ..... a*(d) be the members of T*. We may assume that u*Fa*(O), i.e., there is 
an R*-sequence of the form u* = b*(0), b*(l),..., b*(A) = a*(0). If T* consists only 
of a*(0), this R*-sequence itself is the desired ~*. Let f ) 1. Since T* is a loop, 
a*(O)FT*a*(1)Fz . . . .  Fr*a*(E)FT*a*(O ). That is, there is a "closed" R*-sequence 
a*(0) = c*(0), c*(1) ..... c*(A') = c*(0) which consists only of the elements of T*, 
and in which each member of T* appears at least once. Then, u* = b*(0), b*(1) ..... 
b*(A) (=  c*(0)), c*(1),..., c*(A') (=  c*(0)), c*(1) ..... c*(A') (=  c*(0)) .... is the desired ~*.) 
By (1 : 2), ~* is an allowed sequence of C*. Now, s r = rest(~*, C*, C) evidently 
ends within T, but T fails to be a stable loop by our assumption. Hence, ~: cannot be 
an allowed sequence of C, again by (1 : 2). Therefore, C* is not contained within C 
with respect o u*. 
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Sufficiency. Assume (1) and (2). Let f* be an allowed sequence of C* starting 
at u*, and put f = rest(f*, C*, C). ~ is an R*-sequence of C, because u*Fa*Rb* 
implies aRb for any states a* and b* of C* and their restrictions a and b from C* 
onto C. In fact, at least one of bi = ai and bi = a'i follows from either of b* = ai* 
and b~* = a~*' by (1). 
On the other hand, ~:* ends within a stable loop T* of C* satisfying u*FT*, by (1 : 2). 
By (2), T ---- rest(T*, C*, C), within which ~ ends, is a stable loop. Again by (1 : 2), 
from this it follows that ~: is an allowed sequence. Hence, C* is contained within C. 
Q.E.D. 
Upon reflection, it will be seen that (1) of (2 : 3) is necessary and sufficient for the 
restrictions from C* onto C of all finite R*-sequence of C* starting at u* to be 
R*-sequences of C. (The requirement of finiteness may be dropped if desired.) 
In this situation, we say that C* is contained statically within C with respect o u*. 
There are cases where C* is contained statically within, but not contained within C. 
In general, C* is said to be a statically good (bad) extension of C with respect o u* 
if the collection of the restrictions of finite R*-sequences of C* starting at u* coincides 
(does not coincide) with the collection of finite R*-sequences of C starting at 
u = rest(u*, C*, C). A bad extension which is statically good is said to be a dynamically 
bad extension with respect o the specified initial state. In those situations where it is 
known that C* wipes over C as in Section 3, the conditions (1) and (2) serve to 
exclude statical and dynamical badness of C*, respectively. 
Remark. The conditions (1) and (2) of (2 : 3) can be checked in finite steps. 
Thus, the theorem reduces a condition on possibly infinite collection of allowed 
sequences to those on states and sets of states which are finite. 
SECTION 3. QUAsi-REGULAR AND REGULAR EXTENSIONS 
We shall now turn our attention to the "wiping over" part of the concept of good 
extension. Unlike the "contained within" part, for which (2 : 3) was available, there 
seems to be no concise necessary and sufficient condition for "wiping." However, 
it is possible to give a sufficient condition instead, which covers almost all cases of 
practical interest. To state it, we must first make a few preliminary definitions. 
Given a circuit, imagine that the signal values at a number of its nodes are forced 
to predetermined values. This may be achieved, for example, by coupling voltage 
sources to the circuit points of a transistorized igital circuit. The following is a 
mathematization f this situation. 
(3 : |) DEFINITION. Let C* be an extension of a circuit C, and write the system 
of functions generating C* as {f* l i~A*} .  Let a be a state of C. Define a new 
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system of functions {f**  [ i ~ A*} by takingf**(z*) = ai for the nodes i of C, and 
takingf**(z*) = f*(z*) for the rest of the nodes i of C*, where z* runs through the 
states of C*. Thc circuit generated by this new system of functions is represented by 
C*(a), read C* frozen to a. 
Note that the R*-sequences of C*(a) starting at any a* of ext(a, C, C*) are same 
things as those of C* starting at a* consisting only of the extensions of a. 
On the other hand, the following introduces pecial classes of extensions of a state, 
which bear, so to speak, a particularly high degree of resemblance to the latter. 
(3 : 2) DEFINITION. Let C* be an extension of a circuit C, and let a* ~ ext(a, C, C*), 
where a is a state of C. a* is said to be natural whenever a*' = a~ holds for each node i
of C. a* is said to be quiescent whenever a~*' = a* for all hidden nodes i of C*. 
Remind that the hidden nodes of C* are the elements of A* -- A, where _4 and A* 
are the alphabets of C and C*, respectively. 
A transitive law holds for quiescent natural extensions. More particularly, let C** 
be an extension of a circuit C*, which is in turn an extension of another circuit C. 
Let a** ~ ext(a*, C*, C**) and a* ~ ext(a, C, C*) for a state a of C. If a** and a* 
are quiescent and natural as extensions respectively of a* and a, so is a** as an 
extension of a from C onto C*. This follows immediately from a node-by-node 
consideration. 
We are now able to state our sufficient condition for an extension to wipe over the 
original circuit. 
(3 : 3) DEFINITION. Let C* be an extension of a circuit C and let u* be a state of C*. 
C* is said to be a quasi-regular extension of C with respect o u*, whenever for all 
state a* of C* such that u*Fa*, there is an R*-sequence of C*(a) starting at a* and 
ending at a quiescent natural extension of a from C onto C*, where a ~-~ rest (a*, C*, C). 
C* is said to be a regular extension of C with respect o u*, whenever for each state a* 
of C* such that u*Fa*, each allowed sequence of C*(a) starting at a* is finite and 
ends at a quiescent natural extension of a from C onto C*, where, as before, 
a = rest(a*, C*, C). 
Evidently, a regular extension is always quasi-regular. The practical significance 
of a regular extension will be apparent if the following "monitored mode" operation 
is considered. 
Suppose that C* is an extension of C which is regular with respect o u*. For a 
moment ignoring the distinction between mathematically defined circuits and their 
physical realizations, imagine that those logical elements of C* corresponding to the 
hidden nodes are "invisible since they are concealed in the next room." Place the 
circuit in the initial state u* by some means such as a clear button. Hold the signal 
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values at the ordinary nodes and start the circuit. Then, the hidden elements will 
move for some time, and the operator may "hear chatters behind the wall." However, 
the assumption that C* is regular assures that an equilibrium must be reached at last. 
Then release the ordinary nodes just for a moment. Unless C* is at an equilibrium 
as a whole, one or more of them will move. The time interval during which the 
ordinary nodes are allowed to move is made so short that none of the nodes not 
attempting to move at the beginning of the time interval are able to move. After that, 
the ordinary nodes are locked again. The elements in the next room will move anew, 
but halt once more. Then we may unlock the ordinary nodes for another short time 
interval. The target values of signals which the ordinary nodes attempt o realize at 
each release are equal to the target values which the corresponding nodes of C would 
attempt o realize when each node of C is given a signal value equal to the one had 
by the corresponding node of C* at that time. Therefore, the behavior of C* as 
observed at the ordinary nodes in this "monitored mode" operation would be indis- 
tinguishable from that of C in a free operation. 
Very roughly speaking, C may be thought of as being the limit of C* attained when 
the operational speeds of the hidden elements are made very large. 
As compared to regular extensions, quasi-regular extensions are more general in 
that they require for a successful monitored mode operation that the hidden elements 
move in a lucky sequence assuring halts at the natural extensions. Thus, their practical 
significance is less clear, but they are more convenient from the mathematical point 
of view. 
(3 : 4) THEOREM. Let C* be an extension of a circuit C, and let u* be a state of C*. 
I f  C* is quasi-regular with respect o u*, it wipes over C with respect o u*. 
Proof. Given any allowed sequence ~: of C starting at u = rest(u*, C*, C), 
construct a state sequence ~:* of C* in the following way. Write ~: and r respectively 
as u = a(0), a(1),.., and a*(0, 0), a*(0, 1),..., a*(0, k0), a*(1,0), a*(1, 1),..., a*(1, kx),.... 
Put a* 0 ,  0) • u*. Trivially, a*(0, 0) ~ ext(a(0), C, C*), and u*Fa*(O, 0). In general, 
suppose that for a member a(i) of ~, the elements of ~:* were already defined up to 
a*(i, 0), and that a*(i, 0) ~ ext(a(i), C, C*) and u*Fa*(i, 0). There is an R*-sequence 
~* of C* starting at a*(i, 0), ending at a quiescent natural extension of a(i), and 
consisting only of the extensions of a(i). Take a*(i, 0), a*(i, l) ..... a*(i, ki) to be (~.  
If a(i) is the last member of ~, terminate ~:* at a*(i, ki). Otherwise define a*(i + 1, O) 
by taking a*(i + 1, O)j = a(i + 1)5 for each nodej  of C, and a*(i + 1, O)j = (i, k~)j 
for other nodesj  of C*. Apparently, a*(i, ki)Ra*(i + 1,0) and hence u*Fa*(i + 1, 0). 
In addition, a*(i + 1, 0) ~ ext(a(i + 1), C, C*), completing the loop of induction. 
From the construction it is apparent that ~:* is an R*-sequence of C* and 
~* e ext(~:, C, C*). We shall show that ~* is an allowed sequence. Assume that for 
a nodej  of C* and for some integers i and h, a*(i, h) is a member of ~*, and both of 
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a*(i ' ,  h')~ = a*(i, h)j and a*(i', h')~ = a*(i, h)~ hold for all members a*(i', h') of ~:* 
satisfying either i '  = i and h' ~ h, or i '  > i. Then, a*(i, h)j = a*(i, ki)s = 
, 9 t . . . .  1, i+1)~ I f  j is a = a (z, ki)j = a*(i  + k ' = .... a*( i  + 1, ki+l) i and a (t, h)j * " ' 
node of C, these relations reduce to a(i)j = a(i + 1)j . . . .  and a(i)~ = a(i + 1)~ . . . . .  
Since ~: is an allowed sequence, from these we have a(i)j = a(i)~, implying a*(i, h)j = 
a*(i, h)~ . I f j  is not a node of C, a*(i, ki) ~ = a*(i, ki) ~ follows immediately from the 
fact that a*(i, ki) is quiescent, again implying a*(i, h)j = a*(i, h)~ . Q.E.D. 
The reader will see that ~:* of the above proof simulates ~ by way of a monitored 
mode operation of C*. 
As stated earlier, regular extensions cover almost all cases of practical interest. Thus, 
this is true with the example referred to in Section 0 in connection with the problem 
t of function realization. In fact, let a circuit C involve a formula z s = z l z  2 + z3z 4 in 
the system of functions generating it. Assuming that the nodes 6 and 7 are new for C, 
our problem inquires whether its extension C* obtainable by changing this formula 
into three formulae 
t 
~5  = "g6 -~- ~7 , 
t 
g6 = gl~'2 ~ and 
z~ = z3z~ 
is a good extension of C. (Of course, the initial state for C* must be specified 
appropriately.) Meanwhile, it can be readily shown that C* is a regular extension 
of C with respect o any state of C*. A proof for this fact may proceed almost identically 
as that of (4 : 2) given subsequently. Therefore, only problem which remains here 
is to determine possibly by the use of (2 : 3) whether C* is contained within C or not. 
The same is true with the delay problem as is demonstrated in Section 4. 
The interested reader may verify his understanding by showing that a transitive 
law holds for quasi-regular extensions as follows: " I f  C** is a quasi-regular extension 
of C* with respect o u**, and if C* is in turn a quasi-regular extension of C with 
respect o each a* which may be written as a* = rest(a**, C**, C*) for some a** 
such that u**Fa** ,  then C** is a quasi-regular extension of C with respect o u**." 
A proof may be similar to the first half of that for (3 : 4). 
SECTION 4. DELAY NETWORK INCORPORATIONS 
The rest of this paper will be devoted to the delay problem proper. First we wish 
to establish a mathematical model of the delays within the wires. 
Again consider the circuit ~, and suppose that, in an electronic realization of C, 
each logical element requires a continued excitation of lns for a change of its output 
signal value to occur. Then the behavior of the circuit with the initial state ~ = (0000) 
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Waveform diagram explaining the delay problem suffered by ~(1). 
would be as shown in the waveform diagram of Fig, 4, Now imagine that the wire 
feeding the signal value at the node l to the logical element corresponding to the node 4 
is changed into an electromagnetic delay line with a delay time of 5ns. Then the 
correct operation of the circuit will be destroyed as shown with broken lines in Fig, 4. 
(We are assuming here that the delay line is completely free from reflections and losses.) 
This typifies the harm which would be done by inter-element delays in an asynchronous 
circuit, i.e., the delay problem. 
In order to handle this problem within the framework of the asynchronous circuit 
theory, we propose that a tandem connection of so-called elay elements be considered 
in place of a wire involving delays. A delay element is an element which always 
attempts to emit as its output a signal value identical to the instantaneous input fed 
to it. In the system of functions generating a circuit, it appears in a form such as 
1 
I 
2 c l d  
-b  
1 
. -dS  
(a )  (b) 
FIO. 5. Four wires in the circuit C: (a) physical realization; (b) mathematical model. 
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z' 1 = z~. Emitter followers and electromechanical relays intervening a transmission 
line for amplification purposes are best examples of the devices which may be regarded 
as delay elements. Thus, it is our contention that the analysis of the problem may be 
achieved by considering extensions uch as C (1) and C (2) introduced in Section 2. 
Note the correspondence existing between the broken lines of Fig. 4 and the way in 
which C< ~ is a bad extension of C. 
In general, of course, there may be cases where two or more wires with delays 
require consideration within one circuit. For example, a physical realization of C 
may have four wires a, b, c and d involving delays as shown in Fig. 5(a). Then we 
consider a configuration as depicted in Fig. 5(b). Mathematically, we introduce an 
extension ~* of C generated by the following system of functions: 
l 
z~ = ~2, 
Z~ : Zc1~2 , 
l s , i 
Za l  : Za2 ~ Za2 : Za3 , ' " ,  Zact : Z3  , 
p s t 
Zb l  = Zb2 , Zb2  Zb3 , . . . ,  Zb  B = Zd l  , 
., t t 
Zc l  : ZC2 ~ Zr Zc3 ' ' "~  $r  : Zd l  ' 
, kz:~l = Zd2 ~ Zd2 = Zd3 , . . .~ Zd6 = Z 1 
where a, 8, 7 and 8 are integers. An extension of this type is called a delay network 
incorporation. 
We are now in a position to give a more rigorous definition of this concept. Prior 
to doing so, however, we must introduce a few notations in the following para- 
graphs (1)-(4), where C* denotes a circuit generated by a system of functions 
{f* l i zA*} ,  and z* varies over the states of C*. i,j and k are the nodes of C*. 
(1) / i s  said to be a delay node of j  whenever i # j ,  S* = S* andf* (z* )  : z* ,  
where S* and S~* are the sets of signal values for i and j, respectively. 
(2) i is said to depend on j whenever f*(z*) depends on z* ,  i.e., there is a pair 
of states x* and y* of C* such that f * (x* )  #f*(y*) ,  and for all k other than j, 
* Yk*- 3r k : 
(3) The set of all i depending on j  is the receptor set ofj. The set of all k on whichj  
depends is the parent set of j .  The members of receptor and parent sets are receptor 
nodes and parent nodes. Note that the parent node of a delay node is unique. 
(4) Suppose that, in a non-empty sequence p = q(0), q(1),..., q( f )=q of the 
nodes of C*, q(h ~- 1) is a delay node of q(h) for 0 ~< h < ~. Then, the sequence 
q(l), q(2) ..... q(fl) is said to be a delay path of C*. p, q and f are the parent node, the 
terminal node and the length of this delay path ~r. The receptor set of q is the receptor 
57 d2/3-4 
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set of zr, and the members of this set are the receptor nodes of zr. I f  E = 0, then p = q, 
and ~r is empty. I f  E > 1 andp = q, 7r is closed. (Note that, i fp = q, Ecannot be 1 by 
the definition of the delay node.) 
(4 : 1) DEFINITION. Let C* be an extension of a circuit C, and let {fi [ ie  A} and 
{fi* [ i ~ A*} be the systems of functions generating C and C*, respectively. C* is said 
to be a delay network incorporation of C whenever the following conditions are satisfied: 
(1) The elements of A* -- ,4 are delay nodes of some members of A*; (2) There is no 
closed delay path lying within A* - -  A; (3) For i e  A* -- A, let ~r(i) be the longest 
delay path lying within A* - -  A and having i as its terminal node. Write p(i) for the 
parent node of 7r(i), and denote the intersection of A and the receptor set of i by r(i). 
Then for distinct i and j of A* -- A, p(i) = p(j) implies r(i) c3 r(j) = ~ ; (4) For 
k 6 A and for a state z* of C*, define z[ k] to be that state of C obtained by putting 
z[k] = z~* for each p of A such that there is a member q of A* -- A satisfying k ~ r(q) 
and p ----p(q), and putting z~ ] ----z* for all other p of A. Then, f*(z*)  =fk(z[k]) 
holds for all k of 21. 
The above definition would probably require some further elucidation. The 
existence of ~(i) is guaranteed by the inexistence of closed delay paths lying within 
(or, more precisely, consisting solely of the members of) A* -- A, and by the finiteness 
of A* --  A. By the definition, p(i) ~ A. Since the parent node of a delay node is 
unique, so are w(i) and p(i). This fact, together with (3), guarantees that the definition 
of z{ k] works in all occasions, z~ ~] is called the virtual image of z* as seen from k. 
For example, in C* of Fig. 5(b), n(cy) is the sequence dS,..., d2, dl,  cy, andp(cy) = 1. 
I f  y > 1, r(cy) = ~,  and if ~ = 1, r(cy) = {3}. The virtual images are z[ 1] = z[ 21 = 
(z*,  z2*, zs*, z*), z[ a] = (z* ,  z~*, z* ,  z4*), and z [41 = (z~,  z2*, z 'x ,  z*). Note that 
no ordinary nodes of C* depend on hidden nodes other than al, bl and cl. In general, 
the ordinary nodes of a delay network incorporation cannot depend on those hidden 
nodes i with r(i) = r 
The term "virtual image" has an interpretation as follows. An ordinary node k 
depending on a hidden node j in a delay network incorporation C* of a circuit C 
corresponds to a logical element receiving a delayed signal z* as thought it were zi*, 
where i = p(j). The signal combination which this logical element will experience 
in C* when C* is at z* is identical to the signal combination which it would experience 
in C when C is at ztk]. In other words, the state z* of C* "looks like" its virtual 
image z[ k] of C when viewed from the "standpoint" of this logical element. 
Remarks. Following the notation of (4 : 1), suppose that a node k of A depends 
on a nodej  of A in C*. Then, k must depend on j  in C. Similarly, if k of A depends 
on a delay node i of A* -- A in C*, then k must depend on p(i) in C. On the other 
hand, k of A depending on j  of A in C must depend in C* on either j or a node i of 
A* - -A  such that p(i) = j .  Also, k cannot depend in C* on both j  and i such that 
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p(i) = j. These results follow immediately from the definition. For example, if k of A 
depends on j  of A in C*, there is a pair of states x* andy*  of C* such that z* = y* 
for all h of A* other than j and yet f*k(x*) ~ f*k(Y*). Then from the definition it 
follows that x[n e] = y[n ~] for all h of A other than j, and yet fk(x[k]) @ fk(y[~]). Hence, 
k depends on j  in C. In summary we can state that, in a delay network incorporation, 
r(i) must be a subset of the receptor set ofp(i)  considered in C. 
Conversely, Definition (4 : 1) uniquely determines a delay network incorporation 
for each choice of disjoint subsets r(i). More precisely, we can easily see the following: 
"Given a circuit C having A as its alphabet, and a finite set AA disjoint from A, 
suppose that there is a function p* defined over AA carrying its members i onto 
an element p*(i) of A w AA. Define a p*-sequence to be a non-empty sequence of 
elements i(0), i(1) ..... i(~) of AA such that for 0 <~ h < E, i(h) ~-p*(i(h + 1)). 
Let us say that the p*-sequence is closed if i(g) ---- p*(i(0)), and assume that there is 
no closed p*-sequence within AA. Let p(i) be the p*(i(0)) of the longest possible 
p*-sequenee of AA such that i(g) : i. Let r be a function associating to each i of AA 
a subset r(i) of the receptor set of p(i) as considered in C in such a way that for 
distinct i and j of AA, p(i) : p(j) implies r(i) n r(j) -~ ~. Then there is a delay 
network incorporation C* satisfying the characterization f (4 : 1) with A* -~ A • AA, 
the function p* designating the parent nodes of the hidden delay nodes, and the 
functions p and r serving as those of (4 : 1)." 
Notation. We shall denote the particular C* thus obtained by C(p*, AA, r). 
In particular, if AA consists of a single p*-sequence q(k), q(k -- 1),..., q(1), where 
p*(q(h)) = q(h + 1) and r(q(h + 1)) = ~ for 1 ~< h < k, we write C* i- C(p*(q(k)), 
q(k), q(k -- 1) ..... q(1), r(q(1))). Thus, for our oft-eked example, C (1) = ~(1, 5, {4}) 
and C (2) = C(1, 6, 5, {4}). 
(4 : 2) THEOREM. I f  a circuit C* is a delay network incorporation of another 
circuit C, then it is a regular extension of, and hence wipes over, C with respect to any 
of its states. 
Proof. It  is enough to show for the states a* of C* and a = rest(a*, C*, C) that 
any allowed sequence ~:* of C*(a) starting at a* is of finite length and ends at a 
quiescent natural extension of a from C onto C*. (That C* wipes over C follows from 
the regularity of C* by (3 : 4).) Let T* be the stable loop within which ~:* ends. 
See (1 : 2). Now let i, x* andy*  range respectively over the hidden delay nodes of C*, 
the states of C*(a) and the members of T*. 
Let ~(i) be the length of ~(i). ~(i) always exists and does not exceed the total number 
of the hidden delay nodes of C*. First consider those i where c~(i) ~ 1. Then, 
x*'  = x~(i)*, and hence y* '  ----- Y*o ~ a~(~) . By (1 : 3), this implies that y~* = a~(i) 9 
Next consider those i where ~(i) : 2. Then, the parent node j of i satisfies o~(j) : 1, 
p(i) = p(j) and x*'  = x/*. Hence, y* '  ---- y*  = a~6-) = aT(i) , from which it follows 
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by (1 : 3) that y* ---- a,(i) 9 Repeating similar arguments we obtain y* = a,( 0 for 
unrestricted i. Accordingly, y* is unique, dictating that r be finite and end at y*. 
Also, it is seen thaty* is quiescent as a member of ext(a, C, C*), and the virtual image 
of y* as seen from any ordinary node of C* is identically equal to a, implying by (4 : 1) 
that y* is natural. Q.E.D. 
A by-product of the above proof is that the quiescent extension a* of any state a 
of a circuit C from C onto its delay network incorporation C* is unique, and is natural. 
In fact, a* alone constitutes an allowed sequence of C*(a). Hence, it must coincide 
with y* of the above. 
The reader will see that the concepts of this section is useful also for the analysis 
of the problem of signal levels. Thus, we may consider hypothetical delay elements 
one for each circuit connection involving the level differences, and see whether the 
delay network incorporation thus obtained is a good extension or not. 
SECTION 5. THE DELAY PROBLEM OF THE FIRST KIND 
We proposed in the preceding section that tandem connections of delay elements 
be used as models of the delays within the wires. In this section we shall re-examine 
the appropriateness of this proposal. To anticipate the conclusion, this position is 
justified only if the number of delay elements considered is unbounded. 
The delay element indeed resembles the wire in that the sequence of signals fed 
to its input is reproduced at the output after some time with possible distortion of the 
sequence or "waveform." However, this resemblance is by no means perfect. As shown 
in Fig. 4, a wire involving delays may destroy the correct operation of the physical 
realization of ~. Nevertheless, (~(1) having one single delay element in place of the 
wire remains a good extension of ~. The harm which the wire does in the physical 
realization cannot find a counterpart, until we consider ~(~), in which a tandem 
connection of two delay elements tands for the wire. The essential point lies in that 
the wire may hold a signal internally, while the delay element does not. In ~(~), the 
second delay node 6 represents the internal memory of the wire. To summarize, the 
delay element is not suitable as a model of the wire. 
Viewed from a different angle, this observation suggests the possibility of reducing 
the infinitely many degrees of freedom existing on the wile, which is a continuous 
body, to a finite collection of delay elements. To see that this is actually possible, 
imagine that a wire free from reflection of signals is partitioned into a great many 
incremental sections. The delay time A T of the individual sections may be made 
arbitrarily small by making finer partitioning of the wire. On the other hand, the rise 
and fall times At of the signals propagated along the wire should always be non-zero. 
It is clear that, ifA T is negligibly small as compared to At, the section may be regarded 
as having no internal degrees of freedom, so that a delay element becomes qualified 
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as a good model for it. Therefore, the wire as a whole may be reasonably identified 
with a tandem connection of correspondingly many delay elements. 
Writing the minimum of At as Attain, and the light velocity as c, the requirement 
imposed on the number k of the delay elements would be k >~ L/(c 9 Attain) , whereL 
is the length of the wire. However, it is undesirable to rely on an inequality of this kind. 
For, in the actual construction of digital circuits, the length L of the wire may vary 
because of the factors uncontrollable for the logical designers. Secondly, it is difficult 
to set a definite lower limit on At. It may vastly fluctuate due to the environment 
conditions as well as the operational history of the circuit. Rather, it seems wise to 
arrange our theory in such a way that it guarantees the correct operation of the 
circuit under the presence of arbitrarily large number of delay elements. For this 
purpose, we introduce the following. 
(5 :1 )  DEFINITION. Let C* and C** be delay network incorporations of a 
circuit C. Let A, A* and A** be the alphabets of C, C* and C**, by convention. 
C* is said to be a refinement of C** (with respect o C) whenever each of the following 
holds: (1) A* D_ A**; (2) There is a mapping g from A* onto A** such that for 
i~A,  g( i )= i, and for i EA** - -A ,  the inverse image g-a(/) forms a non-empty 
delay path lying in A* --  A having i as its terminal node; (3) For i E A** --  A, the 
parent node of the delay path g-l(i) of C* coincides with the parent node of the delay 
node i as considered in C**; (4) The function r(i) as defined in C* is empty if 
i~A*  -- A**, and equals r(i) as defined in C** if i~ A** --  A. 
In short, a refinement C* of a delay network incorporation C** is the circuit 
obtainable by replacing a tandem connection of one or more delay element for each 
hidden delay node of C**. Stated differently, C* is C as observed under finer parti- 
tioning of the wires than made for C**. For example, ~2~ is a refinement of ~11 
with respect o C. 
(5 : 2) PROPOSITION. Let us say that a delay network incorporation isprime whenever 
none of the receptor sets of its hidden delay nodes comprises one hidden delay node. Then, 
for any delay network incorporation C* of a circuit C, there uniquely exists a prime 
delay network incorporation C~ of C, of which C* is a refinement with respect to C. 
Proof. Let the alphabets of C and C* be A and A*. Let AA be the collection of 
the members i of A* -- A such that the receptor set of each i considered in C* does 
not constitute just one delay node of A* --  A, i.e., either has a non-empty r(i), or 
includes two or more delay nodes of A* -- A, or is empty in itself. For each element i 
of AA, let 7r'(i) be the longest delay path of A* -- A having i as its terminal node and 
including no elements of AA other than i, and let p*(i) be the parent node of ~r'(i) 
Also, newly define r(i) over AA to be the r(i) as considered in C*. Then, there is 
a delay network incorporation C** having A** = A k) AA as its alphabet, where 
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p* determines the parent node and r the intersection of the receptor sets and A. 
Clearly, C* is a refinement of C**. In fact, the function g may map the elements 
of ~'(i) onto i. Also, C** is prime since, if the receptor set of i ~ AA includes k hidden 
delay nodes in C*, so does i in C**. Hence, C** serves as a C ~. Uniqueness of C p 
follows from an inspection of (5 : I). Q.E.D. 
We call 7r'(i) a wire of C*. For example, bfl ..... b2, bl of Fig. 5(b) is a wire. Note 
that this terminology corresponds well to the situation as depicted in Fig. 5(a). 
In Fig. 5(b), we obtain a prime delay network incorporation by putting 
= fi = y = 8 = 1. Thus, the hidden delay nodes of a prime delay network 
incorporation are in themselves wires. 
(5 : 3) DEFINITION. Let C* be a prime delay network incorporation of a circuit C 
and u a state of C. C* is said to suffer the delay problem of the first kind with respect 
to u whenever there is a refinement C** of C* with respect to C which is a bad 
extension of C with respect o the quiescent natural extension u* of u from C onto C*. 
The above definition presupposes the uniqueness of the quiescent natural 
extension u*. See the remark made in connection with the proof of (4 : 2). To consider 
u* means that we have chosen to start the circuit only after holding the signal value 
at each output point of the logical elements of C to a value determined by u for a 
sufficiently long time so as to make all spurious signals possibly present on the wires 
decay and vanish. In fact, such a "stabilized starting" procedure is the only way to 
control the additional degrees of freedom hidden in the wires from outside. 
We have thus arrived at a reasonable formulation of the delay problem. Since 
there are infinitely many refinements for any prime delay network incorporation, this 
formulation imposes upon us the task of handling an infinitely large collection of 
circuits. The question is then: " I t  is possible to check by a finite procedure whether 
a given prime delay network incorporation suffers the delay problem of the first kind 
or not ?" 
In the sequel, we shall answer it in the affirmative for a special class of prime delay 
network incorporations. Our result is admittedly restrictive, but yet believed as being 
of considerable value from the practical point of view. The problem of generalizing 
our answer to other cases is left open. 
The role of don't-care states. The reader will see that the ultimate source of the 
delay problem is possible incompatibility between the implied signal values at a state 
and at its virtual image. Since the virtual images may be don't-cares, the delay problem 
cannot be analyzed properly if we confine ourselves to those states attainable from a 
specified initial state. For example, remind that ~m of Fig. 3(a) suffered the delay 
problem of the first kind with respect o ~ = (0000). Now note that, if we change the 
fourth of the system of functions generating ~ into z'~ =f (z l ,  z2, z j ,  z4) = ~,  
then ~m no longer suffers the delay problem of the first kind. Yet, the behavior of C 
thus modified is unchanged as far as the initial state considered is 2. 
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SECTION 6. A COMBINATORIAL PROBLEM 
Suppose that a sequence sr of signal values has appeared at the parent node of a 
delay path of length k. Assuming that the delay nodes initially issued a common 
output signal value, what can be predicted about the sequence 7/ of signal values 
which appear at the terminal delay node ? Clearly, this question is important in 
considering the delay problem as defined in (5 : 3). We shall answer it in this section 
in terms of a general combinatorial problem. 
(6 : 1) DEFINITION. Let ~ and ~ be two finite sequences of equal lengths consisting 
of the elements of a set S~. Write them respectively as a(0), a(1) .... , a(~) and b(0) 
b(1) ..... b(f). Putting m(d + 1) ---- d, define m(h) inductively for 0 ~ h ~< d as the 
greatest h' such that 0 ~< h' <~ h, h' <~ m(h + 1) and a(h') ---- b(h). I f  no such h' 
exists, re(h) is undefined. For 0 ~ h ~< E, let if(h) ---- 3(re(h), h) + fl(m(h) + l, h), 
where ~(X, Y) is 0 or 1 according as X = Y or not, and fl(Aa, A2) = ~a~=alarl 3(b(A3), 
b(A 3 + 1)). The maximum t of t(h) over 0 ~< h ~ fl is said to be the memory index 
of ~ in relation to 7. i is undefined if any of m(h) is. 
Figure 6 explains the above definition as well as the procedure used for the proof 
of (6 : 3) given later. Note that S~ = {0, 1, 2) and l = 3 for the illustrated example. 
The following lemma in effect states that the memory index of ~: in relation to 7/ 
exists and is no more than k. In fact, if s(0), s(1) .... is an R-sequence of a circuit 
having a delay node i, of which the parent node is j, then for h = 0, I ..... s(h + 1)i 
must equal at least one of s(h)i and s(h)s. 
(6 : 2) LEMMA. Let {a(i,j)} be a matrix of the elements of a set S~, the indices 
running through 0 <~ i <~ k and 0 ~ j ~ f. I f  for 0 <~ i < k and 0 <~ j < f, 
a(i + 1,j + 1) equals at least one of a(i,j) and a(i + 1,j), and if a(O, 0) = a(1, 0) = 
. . . .  a(k, 0), then the memory index of a(h, 0), a(k, 1) ..... a(k, ~) in relation to a(O, 0), 
a(0, 1) ..... a(0, d) exists and does not exceed k. 
Proof. I f  k = 0, the lemma is almost trivial. For, then, the sequence a(k, O) ..... 
a(k, d) and a(0, 0) ..... a(0, fl) are same things. Therefore, for each h satisfying 0 ~< h ~< ~, 
m(h) exists and equals h, so that i(h) = 0. See (6 : 1). Hence, i exists and i = 0 ~< k. 
Accordingly assume the lemma for k-----k*(>~0), and consider the case where 
k --~ k* + 1. Borrow the notations re(h), i(h) and i from (6 : I) for the specified 
pair of sequences. Now, by our hypothesis, the memory index of a(k*, 0),..., a(k*, d) 
in relation to a(0, 0) ..... a(0, d) exists and does not exceed k*. For distinction, we shall 
denote m(h), i~(h) and i as defined for this latter pair of sequences by m*(h), i*(h) 
and if*, respectively. 
For 0 <~ h ~< f, let v(h) be the smallest h' such that 0 ~< h' ~< h and a(k, h') = 
a(k, h' + 1) --  --  a(k, h). Consider the proposition Pa(h) : "m(h) exists; t(h) ~< k; 
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and either v(h) = 0 or m*(v(h) -- 1) ~ re(h)." Let us prove this for 0 ~< h ~ fl 
with the understanding that, if h < ~, Pa(h + 1) may be assumed for the proof 
of ea(h). 
If v(h) = O, a(O, O) = a(k, O) : a(k, I) . . . . .  a(k, h). In addition, of course 
0 ~ h, and m(h + l) exists and is non-negative irrespective of whether h < ff or 
h = ~. Therefore, re(h) exists, and /~(h) ~ 1 ~ k, so that we have Pa(h). Again 
see (6 : 1). 
Now assume that v(h) > O. Then, a(k, v(h) -- 1) :# a(k, v(h)), implying 
a(k*, v(h) -- 1) =~ a(k, v(h)) by the construction ofthe a-matrix. Put M ~ m*(v(h) -- 1), 
of which the existence is guaranteed by our hypothesis of induction over k. Then, 
by the definition of m*, we have a(O, M) = a(k*, v(h) -- l). Since a(k, v(h)) = a(k, h) 
by the definition ofv(h), we have a(O, M) = a(k, h). Now, ifh ~ f, M ~< : ~ m(d + 1). 
If, on the other hand, h < f, M <~ m*(v(h + 1) -- 1) ~ m(h + 1) by P~(h + 1) and 
the monotonicity ofthe m*- and v-functions. In addition, of course, M ~ v(h) -- 1 <~ 
v(h) ~ h. Therefore, in either case re(h) exists and satisfies M ~ re(h) by its definition. 
Still assuming that v(h) > O, we shall derive a contradiction from ~(h) > k assumed 
for any h, 0 ~ h ~ :. Put fl~(A~, A~) = x-.~=h~-t 3(a(x, ~3), a(x, A 3 + 1)), where x is 
either k or k*. 3(X, Y) is as in (6 : 1). Then, by the definition of #(h), we have 
fi~(m(h) + 1, h) >/k. Since fl~(v(h), h) = 0 by the definition of v(h), and since 
M ~ re(h) by the above paragraph, from this we have/~(M + 1, v(h)) >/k (~1.) 
Now notice that, if a(k, hi) 4= a(k, hl + 1) and a(k, h2) :A a(k, h2 + 1) for 
O~<h~<h~<E,  there must exist ha such that h i ~<h.~ <ho and a(k*,h~)4= 
a(k*, h a + I). This follows immediately from the construction of the a-matrix. 
Therefore, the preceding paragraph implies that F = flk.(M + 1, v (h ) -  1)>~ 
k-  1 = k*. Also by the preceding paragraph, we have M + 1 < v(h), so that 
G=~3(M,v(h) - - l )  = 1. Therefore, t~*(v(h)-- l)  ~F+G~k*+ 1, contra- 
dicting our hypothesis of induction that k~* ~< k*. 
We have thus proved Pa(h) for 0 ~< h ~< f. The step of induction is 
so that we have the lemma. 
On the other hand, the following shows that the sequences ~and 
possibly with some minor adjustment, at the parent and the terminal 
tively, of a delay path of length k, provided that the memory index of 
exists and is no more than k. 
now complete, 
Q.E.D. 
~/may appear, 
nodes, respec- 
in relation to 
(6 : 3) LEMMA. Given two sequences b(O), b(1),..., b(d) and a(0), a(1),..., a(d) of the 
elements of a set S~ , suppose that the memory index ~ of the former in relation to the 
latter exists and t~ ~ k for a non-negative integer k. Let h range over 0 <~ h <~ f. 
There is a nonnegative integer X(h) not exceeding k for each h as characterized by the 
following. Put a(h) = ~]~'=l X(h') + h. There exists a matrix {c(i,j)} of the elements 
of S~ , the indices running through 0 ~ i ~ k and O <~ j ~ a(f), satisfying the following 
conditions: (1) c(0, 0) = c(1, 0) . . . . .  c(k, 0); (2)For 0 ~ i < k and O ~ j < ~(:), 
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c(i 4- 1,j 4- 1) equals at least one of c(i,j) and c(i 4- l , j ) ;  and (3) For each h, 
c(O, (r(h)) = a(h) and c(k, (r(h)) = b(h), while for h < E and (r(h) < j < o(h 4- 1), 
c(O,j) = a(h ~- 1) and c(k,j) = b(h). 
Proof. As a first step, we shall define a matrix {d(x, h)} of the elements of S~ 
according to the following algorithm. Here, and in the sequel, x ranges over 
--oo < x ~< k, unless otherwise stated. Also, 0 ~< h ~< f. 
Put X*(~) ---- k -- 1, d(k, f) = b(f) and, for x ~ k -- I, d(x, f) = a(~). Also put 
X(f)  = k -- 3(a(E), b(E)). For h < f, let X(h + 1) and d(x, h 4- 1) be already defined. 
Write d = 3(b(h),b(h 4- 1)). Put X*(h) = min(k -- 1, X(h -F 1) -- A), where 
min(Y, Z) equals if Y ~< Z then Y else Z. If  A = 1, put d(k, h) = b(h). For X*(h) < 
x ~<k- -d ,  put d(x,h) =d(x§  h4- 1). For x <~X*(h), put d(x,h) =a(h). 
Finally, put X(h) = X*(h) -- 3(a(h), d(X*(h) 4- 1, h)) + 1. 
For an illustration of the method of construction, see the lower half of Fig. 6. 
(The reader will see that the construction of d(x, h) proceeds from right to left with h 
decreasing from f to 0. Every time the value of b(h) changes, the new value is pushed 
down into the column of the matrix. For X*(h) < x <~ k, the locations d(x, h) 
contain those values of b(h) which were pushed down, but for X(h) < x <~ k only, 
the values are preserved and carried over to the next step.) 
Still making h range over 0 ~< h ~< #, we wish to prove the following: 1. d(0, 0) = 
d(1, 0) . . . . .  d(k, 0); 2. For (0 ~<)h < #and X(h 4- 1) <~ y < k, d(y 4- 1, h 4- 1) 
h 0 I 2 5 4 5 6 7 8 9 
bth) 0 0 I I 0 0 I I 0 2 
rnlhl 0 0 I I 2 2 3 3 4 5 
@(h) 0 I I I 2 2 2 2 .3 3 
O~--O- - l - - I  0 - -0  l--I 0 2 
"(~'"' I'--/--',-o/, ,/o o/~/'i "" d(2.h) 0 0 , - -  - -  / 
i i"-./---x / / . - ' i  
d l l ,h}  0 ! 0 I O-v-O 2 - -2  , / I  
I I I t , / "2 - /T - -6"  I i 
d(O,h) 0 I 0 I 
X(h) .3 2 2 I I 0 0 0 I 2 
X*(h) 2 I I 0 0 -I  0 0 I 2 
j 0 . .  3 . .  6 .  8 .  I0 I I X2 15. 15.. 18 
FIG. 6. 
c(3 , j}  
c (2 , j )  
c(I,  j) 
c(o. j )  
The memory  
000000 11 I I 0 0 I II 000  2 
000 III O0 O0 I I 0 O0 222 I 
001 II0 O0 II 0 0 2 22 III I 
011 100 Ol I0 0 2 I Ol Ill I 
i ndex  and related concepts.  
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equals at least one of d(y, h) and d(y + 1, h); 3a. d(0, h) = a(h); and 3b. d(k, h) = b(h). 
However, 2 and 3b are immediate from the construction. The proof of T and 3a will 
be achieved if we show that X(h)~0 and X(0)~>k- -1 .  In fact, we have 
d(x, h) = a(h) for x ~ X(h). In addition, a(0) = b(0) since otherwise m(0) would be 
undefined. 
Throughout the following, let z range over the "active regions," i.e., over 
X*(h) < z ~ k. (Of course, 0 ~ h ~< ~o is still assumed.) Define org(z, h) as follows: 
org(k, h) = h; I fh  < t 'and z --/. k, org(z, h) ~ org(z + A, h + 1), where, as before, 
A = 3(b(h), b(h + 1)). The symbol "org" was chosen because the function indicates 
the origin of the values d(z, h). For example in Fig. 6, org(1, 3 )= org(2, 4 )= 
org(2, 5 )= org(3, 6 )= 6. In fact, by a routine induction with decreasing h we 
have 
(a) If z < k, d(z, h) 4= d(z + 1, h); 
(b) d(z, h) = b(org(z, h)); 
(c) For (X*(h) <)z <~ z' ~ k, org(z, h) >/org(z' ,  h). 
Also, put eo-- - -org(X*(h)+ 1, h) and ~'  =org(X* (h  + 1)+ 1, h+l ) .  Then, as 
a corollary of (c) we have 
(d) For h < {, oJ ~< w'. 
In fact, if X*(h) + 1 ~- k, we have co = h ~< h + 1 = org(k, h + 1) ~< w' by (c). 
I f  X*(h)+l  <k ,  by X*(h) =min(k - - l ,X (h+ 1) - -A )  we have X*(h) = 
X(h + ])  --  A = X*(h + 1) -- A -- F '  + 1, where F' ~ 3(a(h + 1), d(X*(h + I) 
+ 1, h + 1)). Now, since ~o = org(X*(h) + A + 1, h + 1) by the construction of 
the org-function, and since 0 ~< F' ~ 1, again by (c) we have w = org(X*(h + 1) -- 
F '+2,  h + 1) ~< o/. 
Let us now show that m(co) ~ h. I f  h = E, this is apparent from the definition of 
the m-function. For h < f, assume that m(~o') ~< h + 1 for induction. By (d) and 
the monotonicity of the m-function, m(o) ~ re(o/) ~< h + 1. By way of contradiction 
assume that m(~) = h + 1. Then m(eo) = m(o/) = h + 1, implying b(oJ) = 
a(h + 1) ---- b(o/) by the definition of the m-function. Put D = d(X*(h) + 1, h) and 
D' =d(X*(h + 1)+ 1, h+l ) .  By (b), D----b(oJ) and D' =b(co').  Therefore, 
D =D'=a(h  + 1). Hence, X(h + 1) ----- X*(h + 1) - -3 (a (h  + 1) ,a ' )  + 1 = 
X*(h + 1) + 1. We now distinguish two cases. First, if X(h + 1) ~-- k, then 
X*(h) -~ min(k -- 1, X(h + 1) -- A) = k -- 1. Therefore, co ---- org(k, h) ---- h. Since 
re(co) ~ oJ by the definition of m(oJ), from this we have m(oJ) ~ h, contradicting our 
initial assumption. Second, i fX(h + I) ~ k -- 1, X*(h) = X(h + l) -- A(<k -- A.) 
From this and from the construction of the d-matrix, we have D = d(X*(h) + A + 1, 
h+l )  ~- -d (X(h+ 1) + 1 ,h+l )  =d(X*(h+l )+2,  h+ 1) ~O" .  Now, by(a),  
D = D" ~ D', which is again a contradiction. We thus conclude that re(w) ~ h 
must hold. 
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By (c), h =org(k ,h )  ~org(k - -  1, h) ~""  ~org(X* (h)+ 1,h) =~.  Also, 
from (a) and (b) we have b(org(k, h)) :~ b(org(k -- 1, h)) 4 : ' "  @ b(org(X*(h) + I, h)) = 
b(w) = D. Hence, k -- X*(h) -- 1 ~ fi(h, oJ), where fl(Al, A2) is as in (6 : 1). Now, by 
the preceding paragraph, either m(w) ~ h or m(~o) = h. In the first case, X(h) = 
X* (h) - -~(a(h) ,D)  + I ~ X*(h) ~ k - - f l (h ,  oJ)-- 1 >~ k - - f l (m(~)  + 1,r 
~(m(w), w) = k -- p~(co). Note that by m(r + 1 ~ h we have fl(m(w) + 1, ~o) ~ fi(h, oJ), 
and by m(co) < h ~ w, 3(m(oJ), ~o) = 1. (h ~ ~o follows from (c). See the first sentence 
of this paragraph.) In the second case where m(oJ) = h, D = b(w) = a(h) by the 
definition of m(h). Therefore, X(h) = X*(h) -- 3(a(h), D) + 1 = X*(h) + 1 >~ 
k -- fl(h, o,). Now by the definition of m(w), either m(oJ) ---- ~, or m(o,) < co. If (h =)  
m(co) < w, then fl(h, o~) ----fi(h + 1, oJ) +f l (h ,h  + 1) ~fl(m(w) + 1,,,) + 1 = 
fl(m(w) + 1, ~o)+ ~(m(oJ), co)=/~(co), so that X(h)~ k- /z(o J ) .  If, on the other 
hand, (h =)m(w) = w, X(h) = k by fl(h, oJ) = O, so that trivially X(h) ~ k -- tz(co). 
Hence, X(h) ~ k -- l~(oJ) ~ k -- /z ~ 0 in all occasions. To prove X(0) ~ k -- 1, 
let w 0 be the w as defined for h ---- 0, so that m(wo) = 0. Then, b(0) = b(1) . . . . .  b(co0) 
(= a(0)) since otherwise m(0) would be undefined. Hence,/~(w0) cannot exceed 1 by 
its definition. Accordingly, X(0) ~ k -- 1, completing the proof of i through 3b. 
X(h) of the lemma may be as in the above proof. Construct {c(i,j)} by taking 
c(i, a(h)) = d(i, h) for each h, and for h < g~and a(h) < j ~ a(h + 1) putting c(i,j) 
to be d(i,h) if i> j - -a (h ) - -  l, and to be d(i,h + t) otherwise. Clearly, the 
properties 1, 3a and 3b are inherited by (1) and (3) of the lemma. (See Fig. 6.) 
(2) follows from the construction and 2. Q.E.D. 
SECTION 7. THE REDUCTION THEOREM FOR ISOLATED BINARY WIRES 
A node i is said to be binary if its set Si of signal values has no more than two 
elements. A binary wire is a wire consisting of binary delay nodes. A wire is said to be 
isolated if its parent node is an ordinary node, and if none of its receptor nodes depend 
on hidden delay nodes distinct from the terminal node of the wire itself. For example, 
the wire d3 ..... d l  of Fig. 5(b) is isolated, but ac~ ..... al is not. In this section, we shall 
answer the previously raised question concerning the possibility of checking the 
delay problem by presenting a theorem which asserts that an isolated binary wire 
may be viewed as a tandem connection of three delay elements. 
To begin with, let us consider the simplest case where there is only one binary wire 
in a given prime delay network incorporation Cp of a circuit C. In this case, the wire 
is isolated trivially. The refinements of C ~ may be written as C (k) = C(p, q(k), 
q(k -- 1) ..... q(1), r), where p is a binary node of C, and r a subset of the receptor set 
in C of p. For the notation, see Section 4. C (1) coincides with C ~. Also, we write 
q = q(1). Denoting the quiescent natural extension from C onto C (k) of a state u of C 
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by u(k),we shall show that C v suffers the delay problem of the first kind with respect 
to u if and only if C la) is a bad extension of C with respect o u (s). 
The if part of the statement is apparent. To prove the "only if," assume that, for 
some k, C (k) is a bad extension of C with respect o u (k). Then C (k) must violate one 
of the conditions of (2 : 3). Our object will be attained if we show that C ta) also 
violates one of the conditions. 
First consider the case where the condition (1) of (2 : 3) is violated. Then there is 
a state d* of C (k) such that utk)F3 * and, for some node i of C, 3~ :~ d/*' @ d i , where 
d = rest(d*, C (k), C). Let ~* be an R*-sequence of C (k) connecting u (e) and 3" as 
follows: u (e' --~ d*(0), d*(1),..., 3*(f) ~ d*. We may assume that, for 0 ~ h ~ 
and all nodes j of C, either d*(h)~ = 3(h)~ or d*(h)~ = d(h)~ holds, where d(h) 
rest(3*(h), C (e), C), or equivalently, that ~ = rest(~*, C (e), C) is an R*-sequence of C. 
For, otherwise, we may truncate ~* at the first h violating the above condition to 
obtain another ~* having the desired property. Now, we have the following: 
(7 : 1) LEMIU_A. Let ~* be a finite R*-sequence of C ~k) as follows: u (k) = a*(0), 
a*(1),..., a*(E). Assume that ~ = rest(~:*, C (k), C) is an R*-sequence of C. Let b(O), 
b(1),..., b( f) be a corresponding sequence of members of Sv( = Sq) such that, for 0 <~ h <~ f, 
b(h) equals either a*(h)~ or a*(h)q. I f  the memory index of b(O) ..... b(f) in relation to 
a*(0)~ .... , a*(E)~ exists and does not exceed an integer k' (>0) ,  then there is an R*-sequence 
~** of C ok') starting at u (k') such that ~ = rest(f**, C (k'), C), and for each member 
a*(h) of ~*, there is a member a* *(h') of ~**, which in forming the restriction corresponds 
to the same member of ~ as does a*(h), and satisfies a**(h')q = b(h). 
Proof. In the following, h, x and i should range respectively over 0 ~ h ~< f, 
0 < x <~ k' and the nodes of C. 
Construct the matrix {c(i,j)} of (6 : 3) using h', a*(h)~ and b(h) here, as k, a(h) 
and b(h) there. Define a state sequence a**(O), a**(1) ..... a**(e(f)) of C ~k'), written 
7/**, by the following. Put a**(e(h))i = a*(h)i and, for h < Eand e(h) < j  < e(h + 1), 
a**(j)i = a*(h + 1)i. Also put a**(j)q(x~ = c(x,j) for 0 ~<j ~< a(f). Here, the 
e-function is as in (6 : 3). 
Write q(0) ----- p. By (1) of(6 : 3), ~/** starts at u (~'). Let us show that, for 0 ~<j < e(E), 
a**(j)Ra**(j + 1). By (2) of (6 : 3), a**(j + 1)q(x~ equals either of a**(j)q~x~ or 
a**(j)q,~_l~ -~ a**(j)'q(~) For i, we argue as follows. I f j  ~ a(h), we have a**(j)i = 
a**(j + 1)i by construction. If, on the other hand, j = a(h) for some h, we have 
a**(j)i = a*(h)i , a**(j + 1)i = a*(h + 1)i and a**(j)q = b(h). We now distinguish 
two cases. I f  b(h) = a*(h)q, the virtual images as seen from i of a*(h) and a**(j) 
equal each other, so that a*(h)~ = a**(j)~. Therefore, by a*(h)Ra*(h + 1), we 
have either a**(j + 1)i = a**(j)i or a**(j + 1)i = a**(j)~. I f  b(h) = a*(h)~, the 
virtual image as seen from i of a**(j) coincides with a(h) = rest(a*(h), C (k~, C). 
Now, since ~ is an R*-sequence of C, a*(h)~ = a(h)~ must hold unless a*(h)~ = a(h)i, 
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but if the latter holds, a**(j § 1)i = a*(h -F- l)i = a*(h)i ~- a**(j)i, and if the 
former holds but a*(h -i 1), @ a*(h),, a**(j q- 1)i = a*(h q- 1)i = a*(h)~ = 
a(h)~ = a**(j)~. Therefore, 7** is an R-sequence. 
By corresponding a*(h) to a**(g(h)), we see that 7** has all of the desired properties 
for ~:** except that it may be possibly redundant. The desired ~:** is obtained by 
contracting ~**. Q.E.D. 
Still considering an arbitrary R*-sequence a*(0), a*(l) ..... a*(f) or C ~k), let H be 
a given set of integers h such that 0 ~< h ~< g'. For 0 ~< h ~< ~, choose h x and h 2 as 
follows: if h ~ H, put h x = h 2 = h; otherwise let h 1 and h 2 be the smallest and the 
largest integers such that 0 <~ hx ~ h ~ h 2 ~< {' and that a*(h')~ = a*(h)~ and 
h' ~ H for all h' satisfying h~ ~< h' ~< h.,. Now, for given h put b(h) = a*(h)q if 
a*(hl) q = a*(h  I -~- l )a . . . . .  a*(h2) q. Otherwise put b(h) = a*(h)~. We shall 
subsequently see that b(h) thus chosen, with suitable choice of H, serves our purpose 
by acting as b(h) of (7 : 1). 
Several properties are immediate for b(h) as follows: (1) b(h) equals at least one of 
a*(h)~ and a*(h)~ ; (2) i~(h) = b(h -k- 1) if a*(h)~ = a*(h -- 1)~, h r H and h q- 1 r H; 
and (3) there is some h' such that hx ~< h' ~< h 2 and a*(h')q = b(h). A corollary of (3) 
is that b(h) = a*(h)a if h 6 H. Of course, 0 ~< h ~< ~ is understood in (1) and (3), 
and 0 <~ h < { in (2). (3) requires that p is binary. 
(7 : 2) LEMMA. The memory index of b(0), b(1),..., b(f) chosen as above for any H 
exists in relation to a*(0)~, a*(l)~ ..... a*(g)~. 
Proof. We shall borrow the notations/z, m(h) and/z(h) from (6 : 1) for the noted 
pair of sequences. Now, by (6 : 2), the memory index of a*(O)a ..... a*(E)q in relation 
to a*(0), .... , a*(E), exists and does not exceed k. For distinction, we shall denote the 
re(h) defined for the latter pair of sequences by m*(h). Also write ml(h ) for m*(hl). 
The proof will be by induction for the assertion that re(h) exists and rex(h) <~ re(h). 
In fact, this is immediate for h = E since re(f) exists and equals f if b({) = a*({),, 
and equals m*(g') if b({) = a*(Z)q. Note that ml(f ) ~< m*(f) = re(E) in the latter 
situation since the m*-function is monotone. Now assume for 0 ~< h < g' that 
m(h + 1) exists and ma(h + 1) <~ m(h --  1). Two alternatives arise. 
Case 1. Assume that a*(h)~=a*(h+ l )~ ,hCHand h+ ICH.  Then by the 
property (1) of b(h), b(h) = b(h + 1). Now if m(h + I) <~ h, m(h) exists and equals 
m(h ~,- 1) by the definition of the m-function. Since m1(h ) <~ mx(h -~ I) by the 
monotonicity of the ml-function, from this and by the hypothesis of induction we have 
ml(h ) ~<m(h). If, on the other hand, m(h+ 1) =h !- l , a* (h+ 1)~ =b(h+ 1) 
must hold by the definition of m(h + 1), so that we have a*(h)~ = b(h). Therefore, 
m(h) must exist and equal h. Since of course ml(h)<~ h, once more we have 
m1(h ) ~ m(h). 
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Case 2. Assume that either a*(h)~a*(h+ 1)~,h~H or h+ I~H.  Then, 
h~ as defined for h equals h. Hence, by the property (3) of b(h), there must be some h' 
satisfying hi ~ h' ~ h and a*(h')~ = b(h) with hi defined for h. Since a*(m*(h'))~ =
a*(h')q by the definition of the m*-function, we have 1 ~ a*(m*(h'))~ = ~(h). On the 
other hand, h I as defined for h + 1 must equal h + 1 in our case 2. Hence, m*(h + I) 
and ml(h + 1) are same things. Also, m*(h') ~ m*(h + 1) by the monotonicity of 
the m*-function. Therefore, 2 ~ m*(h') ~ m(h + 1) by our hypothesis of induction. 
In addition, of course 3 o m*(h') ~ h' ~ h. Combining 1~ o with the definition of 
m(h), we see that m(h) exists and satisfies m*(h') ~ m(h). Since ml(h ) = m*(hl) 
m*(h') again by the monotonicity of the m*-function, from this we have ml(h ) ~ m(h). 
(Of course, h 1 is as defined for h in this last sentence.) 
We have thus proved our assertion for 0 ~ h ~ I. The existence of m(h), and hence 
of/~(h) and ~, follows as a corollary. Q.E.D. 
Continuing to use the expressions m(h), t~(h) and/~ for,~(O),..., ~(~) in relation to 
,..., h h--I a*(0)~ a*(E)~, write ~( ) = Zn'=m(h)3(a*(h')~, a*(h + 1)~) for 0 ~< h ~< E, 
where, as before, 3(X, Y) equals 0 or 1 according as X = Y or not. There is a 
recurrence relation for $(h) as follows. 
(7 :3 )  LEMMA. I f  h < ~ and m(h + 1) < h, then 4~(h) =~(h + l) +3(b(h), 
b(h + 1)) -- 3(a*(h)~, a*(h -~ 1)v). I f  either h = ~ or m(h + 1) >~ h, then $(h) = 
~(b(h), a*(h)~). 
Proof. To prove the first assertion, let h < g and m(h + 1) < h. By the definition 
6(h) may be written as ~b(h) = ~b(h + 1) + J -  3(a*(h)v, a*(h + 1)~), where 
J = ~hw~)h+l)-l=m(h) 3(a*(h')~ , a*(h'+ 1)~). Therefore, it suffices to show that J = K, 
where K = 3(b(h), b(h + 1)). I fK  = 0 so that b(h) = b(h + 1), then m(h) = m(h + 1) 
by the definition of m(h). Hence, J = 0 = K. If, on the other hand, K = 1 so that 
b(h) :# b(h + 1), then m(h) < m(h + 1) since m(h) <~ m(h + 1) by the monotonicity 
of m, and since re(h) = m(h + 1)would dictate b(h) = a*(m(h))~ -~ a*(m(h + 1))v = 
b(h + 1), a contradiction. Now let h' be an integer satisfying m(h) + 1 <~ h' <<. m(h + 1). 
Since h' <~ m(h + 1) < h, a*(h')v # a*(m(h))v must hold. For, otherwise re(h) would 
have been larger by its definition. In particular, a*(m(h))v~ a*(m(h)+ 1)v. 
Moreover, a*(m(h) + 1)~ = a*(m(h) + 2)~ . . . . .  a*(m(h + 1)) v since the set S~ 
has no more than two elements. Hence, J = 1 = K. 
We may readily obtain the second assertion of the lemma from the definition of the 
m-function, again using the fact that Sv has no more than two elements. Q.E.D. 
(7 : 4) LEMMA. Let h >~ O. If $(h) ~ h holds for all h, 0 ~ h ~ ~, then/z ~ h. 
Proof. Assume that there is some h* such that 0 ~ h* ~ ~ and /z(h*) > h. 
Then m(h*) < h* since re(h*) cannot exceed h* by its definition, and since m(h*) = h* 
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would, by the definition of i~(h*), imply /x(h*) = 0, a contradiction. See (6 : 1). 
Let h be an integer satisfying m(h*) + 1 ~ h < h*. Then h < land  m(h + 1) < h. 
In fact, m(h + 1) ~< re(h*) since m is monotone, and m(h*) < h by our choice of h. 
Therefore, we may use the first assertion of (7 : 3) to obtain ~(m(h**) + 1) = ~(h*) + 
P -- Q, where P = ~-~,- lm(h.)+ 1 8(b(h'), b(h' + 1)) and Q = ~-~,[ lm(h.)+ 1 8(a*(h')~, 
a*(h' + 1)~). We shall now estimate P and Q. 
Since/~(h*) > k, P =/~(h*) -- 8(re(h*), h*) >~ k. Again see (6 : 1). Now pick the 
largest M such that re(M) = re(h*) and M ~< d. Then, we have 1 ~ re(M) + 1 
m(M+l) .  For, if M=d,m(M)=m(h*)  <h*  ~d=m(M+ 1). Assume that 
M < dand re(M) ~ m(M + 1). By the monotonicity of m, we have m(M) = m(M + 1), 
which, however, would result in m(M + 1) =- m(h*), contradicting the maximality of M. 
In addition, we have 2 o m(M)+ 1 ~ M. For, otherwise re(M)~ M. Since 
re(M) ~- re(h*) and M >~ h* by the definition of M, this would imply re(h*) ~ h*, 
which is impossible by the preceding paragraph. Now assume that a*(m(M))~ 
a*(m(M) + 1)~. Then we have a*(m(M) + 1)~ = b(h*), which is, as in the proof of 
the preceding lemma, impossible by 1 ~ 2 o and the definition of m(M). Therefore, 
a*(m(h*))~  a*(m(M))~ ~ a*(m(M) + 1)~ ---- a*(m(h*) + 1)~ so that Q = if(h*) -- 
8(a*(mCh*))~, a*(m(h*) + 1)~) --~ 6(h*) -- 1. 
Now, therefore, 6(m(h*) + l) ~ $(h*) + k -- (6(h*) -- 1) ----- k + 1, contradicting 
the assumption of the lemma. Hence, h* cannot exist, so that we have/,  ~< k. 
Q.E.D. 
Returning now to the particular R*-sequence 8"(0),..., d*(~) of C (~), construct 
~(h)for it withHcontaining ~only. Then, by (7 : 3),~(f)  ~< 1, and hence~(~--  1) ~< 2. 
Further by (7 :3 )  as combined with the property (2) of ~(h), ~(h)~< 2 for 
0 ~ h < d -- 1. Hence, tz ~< 2 by (7 : 4). Combining this with the property (1) 
of b(h), from (7 : 1) we obtain an R*-sequence of C (z) starting at u ~z) and including 
a member a** corresponding to d* ~ d*(d) such that rest(a**, C (3), C) = rest(d*, 
C (~', C) and a** = d*.  Since, as noted in the proof of (7 : 1), a~**' = d*' for all 
nodes i of C, we conclude that C c3) villates the condition (I) of (2 : 3). 2 
Next assume that C ~ satisfies (1) but violates (2) of (2 : 3). (For an illustration of 
the method used in the following, see Fig. 7.) Then, for any R*-sequence r of C (e), 
= rest(~:*, C ~e), C) is an R*-sequence of C. In addition, there is a stable loop or 
stagnation set T* of C (~ such that u(~)FT *, and T = rest(T*, C (~), C) is a loop but 
not stable. By the definition of stability, there exists a nodej  of C such that a~ and a~ 
are constant over the elements a of T, and yet a~- @ a~. 
Since T* is a loop, there is a closed R*-sequence c*(0), c*(l) ..... c*(A) = c*(O) of 
the members of T*, in which each member of T* appears at least once. Note that A :~ 0. 
z Thus far, C ~s~ is too much. C ~ already violates the condition since/~ ~ 2. In other words, 
C *~ is a statically good extension of C with respect o u ~*~ if so is C 12~ with respect o u t~. 
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The method of construction used in the latter half of the proof of (7:7). 
For, a~* cannot be constant over a* of T*, since if it is, by (1 : 3) so are aq(k), aq(~_l}, 
* and they are mutually identical. Therefore, for all a* of T*, a* = aq* would ...~ aq(1) 
hold, which, as in the proof of(7 : 1), implies a*' = a~ where a ~ rest(a*, C (k), C) e T. 
Consequently, T* would fail to be stable, which is a contradiction. 
On the other hand, there is an R*-sequence u(k) = d*(0), d*(1),..., d*(A') -- c*(0) 
of C (~) since u(k)FT *, and T* is a loop. Now construct an infinite R*-sequence 
u Ik) = d*(0), d*(1),..., written ~*, by putting d*(h)= d*(h) for h < A', and 
a*(h) = c*(h') for h >~ a', where h' ~ h -- A' (mod. A). By (1 : 2), ~* is an allowed 
sequence of C (k). For convenience, we assume that c*(0)~ 4= c*(0)q. We may do 
so since, as above, a~* = aq must fail for some a of T . 
Now put fix(At, A2) )Z~-]~ 3(d*(A~)=, d*(A 3 + I)=), where x is either p or q. 
Then we have the following, which in effect asserts that in the closed R*-sequence 
c*(0) ..... c*(A) the node q cannot move more often than the nodep. 
(7 : 5) LEMMA. flq(A', A' -~- A) -~ fl~(A', A' + A). 
Proof. Put L = A' + yA, where y is a non-negative integer. By the cyclic structure 
of ~*, we have fix(0, L) = fix(0, h') + 7fi~(h', A' + A) with x as above. Now by (6 : 2), 
re(h) exists for d*(0)q, d*(1)g ..... d*(L)q in relation to d*(0)~, d*(1)~ ..... d*(L)~. 
Since the m-function is monotone, and since for 0 ~ h < L, d*(h)a vr d*(h + 1)a 
implies d*(m(h))9 :/: d*(m(h + 1))~ by the definition of the m-function, flq(O,L) 
fi~(0, L). Since y is arbitrary, from this the lemma follows. Q.E.D. 
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Let H '  be the set of integers h of the form h = A' + v(A + 1), where v ranges over 
the positive integers. Let H be the set of the members h of H '  such that d*(h)~,:71= d*(h)q. 
Truncating ~* at E = A '+ wA(A + 1) for a positive integer w, construct b(h) as 
before, using a*(h), H and Eof  the above as a*(h), H and d discussed earlier. Since 
d*(f)~ = c*(0)~ v6 c*(0)q = d*(f)Q, EE H. Therefore, b(h) thus chosen, written b(h), 
is independent of w by the construction. Let q~(h) be the q~(h) defined for t~(0),..., b(~) 
in relation to d*(0)~ ..... d*(E)~. 
(7 : 6) LEMMA. For any w, ~(h) ~ 3 throughout 0 <~ h <~ E. 
Proof. Assume for contradiction that there is some h*, 0 ~< h* ~ ~ such that 
~(h*) > 3. Pick the largest such h*. Since ~(E) ~< 1 by (7 : 3), h* < • Further by 
(7 : 3), ~(h*) ---- 4, ~(h* + 1) ---- 3, t~(h*) @ b(h* + 1) and 5*(h*), = 5*(h* + 1),. 
Hence, by the property (2) of b(h), either h* ~ H or h* + 1 ~ H. By a simple induction 
based on (7 : 3), however, one sees that (O)~(h) is even or odd according as a*(h), = 
b(h) or not. Therefore, for an integer h to lie in H, q~(h) must be odd, dictating 
h* + 1 ~ H. Now note that h (~ H(C_H') for ~r -- A ~< h ~ f - -  1, by the construction. 
In addition, h* + 1 @ t~since q~(Z) ~ 1 < ~(h* + 1). Therefore, h* + 1 ~< E- -  A -- 1. 
We shall now show that q~(h) = 2 for h* + 2 ~< h ~< h* + h + l (<f ) .  First note 
that h 6 H for all such h. Therefore, by the property (2) of t$(h) and by (7 : 3) we 
have ~(h* + 2) ~< ~(h* + 3) ~< "" ~ ~(h* + A + 1). Also by (7 : 3), ~(h* + 2) 
~(h*+ 1) -  1 = 2. Therefore, it is enough to show that ~(h*+ A + 1)~< 2. 
However, by the maximality of h*, ~(h* + A + 1) ~< 3. Therefore, we must only 
exclude the case where ~(h* + A + 1) is odd. 
Let g l ,  g2 ,..., gn be the ascending sequence of integers uch that h* ~ gi < h* + A 
and a*(g3~ ~ d*(gi + 1)~, where 1 ~< i ~ n ~ fi,(A', A' + A). Note that this 
* cannot be constant over a* of T*. (See the sequence is always non-empty since a~ 
remark made when the sequence c*(0) ..... c*(A) was constructed.) Now, since the 
smallest member of H '  is A' + A, we obtain h* + 1 ) A' + A from h* + 1 ~ H. 
Hence we may use the periodicity of ~* to conclude that h 1 as defined for h* is 
g~ -- A + 1. In fact for g~ -- A + 1 ~ h ~ h*, h 6 H by the construction. On the 
other hand, h~ as defined for h* equals h* itself since h* + 1 ~ H. Accordingly, by 
the property (3) of b(h), there is some h' such that g~ --  A + 1 ~ h' ~ h* and 
d*(h')r = b(h*). Since ~(h*) is even, from this it follows by (~) that d*(h')q = 
~(h*) = a* (h% = a*(h* -- l)~ . . . . .  a*(h%.  
Now notice that d*(gn + 1)~ ~ d*(gn + 2)~ . . . . .  a*(h* + A + 1)~ by 
the definition of g~ as combined with the fact that, by the periodicity of ~*, 
a*(h* + a + 1)~ = a*(h* + 1)~ = a*(h*)~, = a*(h* + A)~. In addition, of course 
h q~ H for g~ + 1 ~< h ~< h* + A + 1, and d*(g,~)~,  d*(gn + 1)~. Therefore, hi as 
defined for h* + A + 1 is g~ + 1. Since d*(h' + A)~ = a*(h' + a),, by the preceding 
paragraph and the periodicity, and since g~ + 1 ~< h' + A ~< h* + A + 1, from this 
57I]2/3"5 
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we conclude that b(h* + A + 1) =/~(h* + A) . . . . .  /~(h' + A) = a*(h' + a),, = 
d*(h* + A + 1)~. Hence, ~(h* + h + 1) must be even by ([~). As noted earlier, this 
proves that, for h* + 2 ~ h ~< h* + A + I, ~(h) ---- 2, so that b(h) ---- d*(h)~, by (~). 
Let us now derive a result contradicting (7 : 5). First, for 2 ~< i ~< n, hx and h~ as 
defined for gi are g,_x + 1 and gi. Therefore, by the property (3) of b(h), there must 
p v - ,  t 
be some gt such that g~-t + 1 ~< g~ ~ g~ and a (gt)q b(gi) = a*(g;)~ 9 Secondly, 
by (7 : 3) as combined with the fact that ~(h* + I) = 3 and ~(h* + 2) = 2, we have 
~f*(h* ~- 1)~ = 5*(h* + 2)~. Hence, gt ~> h* + 2. Therefore, h~ and h~ as defined 
for g~ are, by h* + 1 ~H,  h* + 2 and g~, so that there is some g'~ such that 
i . ,  t h* + 2 ~<g~ ~<gl and a (gx)~ b(g~) = d*(&)~. Thirdly, d*(h* § 1)~ =~ 
5*(h* § 1)~ = tf*(ga) ~ by h* + 1 ~ H. Finally, 5*(h')q = a*(h')~ = 5*(gl)~ as noted 
earlier. Now, since 5*(g~)~ ~ 5*(g~)~ :A "'" =~ d*(g~)~, we have d*(h')~ =A 
. ,  t -~  v - ,  t 5*(h* + 1)q 4 = a (gl)q =g= a (g~)q =A "'" ~ a (gn)~. Since of course h' ~ h* + 1 
g'a < g~ < "'" < g'. < h' + A, again by the periodicity of ~* we conclude that 
flq(A', A '+ A)>~ n + 1 > f~(A', A '+ A), which is impossible. In other words, h* 
cannot exist. Therefore, we have the lemma. Q.E.D. 
This result, when combined with (7 : 4), implies that the memory index /2 of 
b(0), b(1),..., b(Z) in relation to d*(0)~, d*(1)~ ,..., d*(f)~, of which the existence is 
guaranteed by (7 : 2), satisfies/2 ~ 3. 
We are now able to use (7 : 1) for constructing an R-sequence ~** of C 131, with 
~*, ~, d*(h) and b(h) serving as ~*, f, a*(h) and b(h) of the lemma. Taking w = 8, 
let e**(0), e**(1),..., e**(8) be those states of C (3) corresponding in ~** to d*(A'), 
d*(A' + A(A + 1)) ..... d*(A' + 8A(A + 1)). For 0 ~< v ~< 8, e**(v) shares a common 
restriction rest(e**(v), C c3), C) = c ~ rest(c*(0), C (k), C). Since ext(c, C, C (a~) has no 
more than eight elements, e**(vx) = e**(v2) must hold for some v 1 and v~ such that 
0 ~ v t < v~ ~ 8. The portion e**(Vx) ..... e**(v2) of ~** forms a closed R-sequence. 
Hence, the set T** of the states of C r lying in this portion is a loop, and satisfies 
u(~FT **. Also, T = rest(T**, C I~), C). Letting a* and a** range over T* and T**, 
respectively, assume that for a node i of C (a~, a** and a~ are constant. 
First assume that i is a node of C. There are elements g**(1), g**(2) ..... g**(A) in 
T** corresponding to d*(n + fl), d*(~ + 2/3) ..... d*(~ + Aft) satisfying rest(g**(v), 
C (3~,C)=rest (d* (a+vf ) ,C  (k~,C) and g**(v)q=d*(~+vf i )q for 1 ~v  ~A,  
where ~=h'  +v iA(A+ 1) and f l=A + 1. Since d*(o~+vf) ~c*(v ' )  for 
1 ~ v ~ A and v' ~ v --  1 (mod. A), we haveg**(v), -~ c*(v')i and g**(v)~ = c*(v')~. 
Reminding that c*(v') runs throughout the stable loop T*, we haveg**(v)i = g**(v)~, 
and hence, hi** = a~**' . 
Next assume that i is a hidden delay node. Then by (1 : 3), a** is constant. Define 
T '  as the set of states b** of C ~3) satisfying b** = hi** for the nodes i of C, and 
b~*(a* = bq,2,** = b'q* = a**. Since a modification of the signal values of a state of C 'a' 
at q(3) or q(2) does not affect the implied signal value at any ordinary node, and since 
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a~* cannot be constant implying that aq~3)**' = a** cannot either, T '  is a loop, and is 
stable by the construction, and by the fact that it has the same property as T** as far 
as the ordinary nodes are concerned. Moreover, it can be entered from u ~3J at the first 
state g** after e**(vl) in ~:** such that g**= aq**, i.e., u~S)FT '. Of course, 
rest(T', C (3), C) = T. 
Thus we have seen that the violation of (2) of (2 : 3) in C Ik) can be reduced to the 
same in C {3) by T** if no hidden i exists, and by T '  if there is a hidden i. Hence, 
we conclude: 
(7 : 7) THEOREM. C ~ suffers the delay problem of the first kind with respect o u, 
if  and only if C 13~ is a bad extension of C with respect o u ~3~. 
Of course, the assumptions made at the beginning of this section are implied. Thus, 
C v should have only one wire which is binary. The theorem, however, can be easily 
generalized to cover those C ~ having two or more isolated wires. Thus, we can state 
as follows: " I f  a prime delay network incorporation C ~ of a circuit C has isolated 
binary wires only, it suffers the delay problem of the first kind with respect o a state u 
of C, if and only if the refinement C** of C v, with the inverse imageg-a(i) being a delay 
path of length 3 for each wire {i} of C ~, is a bad extension of C with respect o the 
quiescent natural extension u** of u from C onto C**." This may be proved by 
applying the above method of reduction simultaneously for each wire. The critical 
point is that, when (2) of (2 : 3) is violated by a refinement C* of C ~, the signal value a* 
at the parent node p of some of the wires may stay constant in the stable loop T*. 
t t 
Then, however, the node j, at which a i and ao are constant and a~ :~ ao for a of T, 
does not depend on the terminal node q of any of these wires, since a* = a* by (1 : 3). 
Therefore, we may exclude them from the consideration. 3 
Some additional remarks are listed as follows: 
a. It was for simplicity that the wire such as d of Fig. 5(a) feeding other wires was excluded 
from the above discussion. In fact, the wire d may be neglected in checking the delay problem 
provided that the wires c and d are present. 
b. Theorem (7:7) is optimal in several directions. Thus, it is invalid for non-binary wires 
(Example 10, [6].) Also, the magic number 3 cannot be lowered, and the theorem cannot be 
extended to non-isolated wires [7]. 
c. Make a new definition from (5:3) by changing "first" into "zeroth" and "bad" into 
"statically bad". For the delay problem of the zeroth kind thus defined, isolated binary wires 
may be considered separately. Thus, if a binary wire is isolated, and if C ~2~ constructed for that 
wire only is statically good with respect o u ~, then the prime delay network incorporation C ~ 
including that wire suffers the delay problem of the zeroth kind with respect o u if and only 
if the prime delay network incorporation derived from C ~ by removing that wire does. Un- 
fortunately, this result cannot be carried over to the delay problem of the first kind; Isolated 
wires may be harmful jointly, even if they are harmless individually. The details will be discussed 
in Section 11 and Section 13 of Part II in connection with the delay problem of the second kind. 
d. If the receptor set r is empty, the wire can never cause the delay problem of the first kind, 
286 KIMURA 
SECTION 8. CONCLUDING REMARKS FOR PART I 
At this point we shall make a few comments on the future problems. 
As far as isolated binary wires are concerned, the delay problem of the first kind is 
reduced to the problem of whether a certain delay network incorporation is a good 
extension or not. The  problems of signal levels and of function realization also require 
that certain extensions be checked for goodness. Therefore, it would be rewarding to 
develop a method for checking goodness more systematically and economically than 
by the combined use of (2 : 3) and (3 : 4). 
Another important problem is that of generalizing (7 : 7). Thus,  we have the 
fol lowing challenging question: "Are  there any upper bound similar to the magic 
number  "3"  of (7 : 7) for the number  of delay elements requir ing consideration in 
the general case where the wires are not necessarily binary and isolated ?" Such an 
upper bound, if any, must depend on the circuit and the configuration of the wires [7] .4 
In addit ion to the analysis problems as above, there are a number  of synthesis 
problems. To  name but one, it is interesting to search a general scheme for avoiding 
the delay problem by forming extensions. As noted earlier, the delay problem ultimately 
arises because of the possible incompatibi l i ty between the impl ied signal values at 
a state and at its virtual image. I f  the virtual images are don't-cares, we can avoid the 
problem by adjusting the implied values at these. This  will become easier if we increase 
the ratio of the number  of don't-cares to the total number  of the states. Therefore, 
it is reasonable to hope that, by forming extensions o as to increase the ratio, the 
delay problem may be overcome. 
of course. If, on the other hand, r consists of just one node, then C a) does not suffer the delay 
problem of the first kind with respect o u if and only if C c~) is a statically good extension of 
C with respect o u ~2), and C a~ is a good extension of C with respect o u a~. A proof of this 
fact may proceed exactly as before up to the construction of T*. For the particular node j, there 
must be a state b* in T* such that b*' @ b* = b'~, and hence b* = b*, where b = rest (b*, 
C ~k~, C). (Note that, by (1) of (2:3), b*' must equal either of b* or b'~ .) Therefore, j must be the 
sole member of r. For each member a* of T*, define a state a** of C a~ by taking ai** = a* 
for the nodes i of C, and a** = b* . Then, the totality T** of a** is a stable loop, since i v a j 
implies i r r. Also, it can be shown that u ~1~ F T**. Since T = rest (T**, C a~, C), we have the 
above. 
4 The limited generality of (7:7) should not be interpreted as implying that those asynchronous 
circuits, in which some wires involving delays are either non-binary or received by a common 
logical element, cannot be used safely until a generalization of the theorem is achieved. In fact, 
a sufficient condition useful in practice for a general prime delay network incorporation ot to 
suffer the delay problem of the first kind is avilable, as will be seen in Part II. In this sense, 
the interest hat this problem attracts is, at least for the present, mathematical rather than 
practical. 
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